US6445630B2
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for carrying out a burn-in process for electrically stressing a semiconductor memory
Assignee: Polaris Innovations Ltd
•
Filing: 2001-03-23
•
Granted: 2002-09-03
•
Expires: 2021-03-23
Abstract
Abstract A circuit configuration is described that has a first voltage terminal, a second voltage terminal and a control input. A reference-ground potential is applied to the first voltage terminal and an operating voltage is applied to the second voltage terminal. The control input is supplied with a control voltage, the control voltage assumes voltage values which alternate between the reference-ground potential and the operating voltage. The alternation of the control voltage has the effect that components such as transistors and inverter that are present in the circuit configuration are active and thereby experience an accelerated aging process in order to stabilize the threshold voltage of the MOS transistor.
Inventors
- 👤 Kamel Ayadi
- 👤 Jürgen Lindolf
- 👤 Nedim Oezoguz-Geissler
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-22 22:55
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/04; G11C29/50
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
102 words
A method for carrying out a burn-in process for electrically stressing semiconductor components, which comprises the steps of: providing a semiconductor component having a circuit configuration with a first voltage terminal, a second voltage terminal, a control input, and a MOS transistor; applying a reference-ground potential to the first voltage terminal; applying a second voltage to the second voltage terminal; applying a control voltage to the control input, and varying the control voltage; and setting the second voltage to alternate at a first frequency and the control voltage to alternate at a second frequency between the reference-ground potential and an operating voltage.
Claim 2
Independent Claim
102 words
A method for carrying out a burn-in process for electrically stressing semiconductor components, which comprises the steps of: providing a semiconductor component having a circuit configuration with a first voltage terminal, a second voltage terminal, a control input, and a MOS transistor; applying a reference-ground potential to the first voltage terminal; applying a second voltage to the second voltage terminal; applying a control voltage to the control input, and varying the control voltage; and setting the second voltage to alternate at a first frequency and the control voltage to alternate at a second frequency between the reference-ground potential and an operating voltage.
Claim 3
Dependent Claim
26 words
The method according to claim 1 , which comprises providing the control voltage with voltage values which alternate between the reference-ground potential and an operating voltage.
Claim 4
Dependent Claim
48 words
The method according to claim 1 , wherein the MOS transistor is part of a logic gate, the control input is a logic gate input, the first voltage terminal is a first logic gate voltage supply, and the second voltage terminal is a second logic gate voltage supply.
Claim 5
Dependent Claim
20 words
The method according to claim 1 , which comprises setting the second voltage to a value of an operating voltage.
Claim 6
Dependent Claim
29 words
The method according to claim 1 , which comprises setting the second voltage present at the second voltage terminal to alternate between the reference-ground potential and an operating voltage.
Claim 7
Dependent Claim
38 words
The method according to claim 1 , which comprises setting the first frequency to be equal to the second frequency, and the first voltage and the second voltage have a phase difference of between 150 and 210 degrees.
Claim 8
Dependent Claim
13 words
The method according to claim 6 , which comprises varying the phase difference.
References Cited (Backward Citations)
WO1982000917A1
Cited
US4751679A
Cited
EP0574002A2
Cited
US5557559A
Cited
US5424990A
Cited
US5636171A
Cited
US5748543A
Cited
DE19603107A1
Cited
US5898186A
Cited
US5976899A
Cited
US5872797A
Cited
US5986917A
Cited
US5917765A
Cited
US6018485A
Cited
US6038181A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2005-09-02 | 2006-03-04 | 2006-09-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2009-09-02 | 2010-03-04 | 2010-09-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2013-09-02 | 2014-03-04 | 2014-09-03 | $7700.00 | Window Closed / Lapsed |