Patent US4072982A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4072982A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor component with dielectric carrier and its manufacture

Assignee: Siemens AG
•
Filing: 1975-07-02
•
Granted: 1978-02-07
•
Expires: 1995-07-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor component of a semiconductor or circuit system is provided. The circuit incorporates a dielectric carrier comprised of synthetic material. The circuit is provided with plate-shaped semiconductor islands. The islands possess doping layers and are interconnected as desired with a thin film wiring. A process for the production of such product is also provided.

Inventors

  • 👤 Karl-Ulrich Stein

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 15:59
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/68; H10P14/683; H10D; H10D86/00; H10D86/01; H10D99/00; H10P14/63; H10P14/6326; H10P14/6342; H10P14/65; H10P14/6516; H10P14/6536; H10P14/6538; H10P95/00; H10W; H10W10/00; H10W10/01; H10W10/021; H10W10/20; H10W20/00; H10W20/40; H10W74/00; H10W74/10; H10W74/131; H10W74/137

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 45 words
In a component assembly incorporating a flattened, integrated semiconductor circuit structure of the type having a plurality of discrete sites of doped, semiconductor material which discrete sites are interconnected together in a predetermined manner by thin layered paths of conductive material, the improvements which comprise:
Claim 2
Dependent Claim 45 words
In a component assembly incorporating a flattened, integrated semiconductor circuit structure of the type having a plurality of discrete sites of doped, semiconductor material which discrete sites are interconnected together in a predetermined manner by thin layered paths of conductive material, the improvements which comprise:
Claim 3
Dependent Claim 140 words
(A) a dielectric carrier layer generally continuously overlying, and integrally bonded to, surface portions of such flattened integrated semiconductor circuit structure on one side thereof, said carrier layer being comprised of a polyimide resin, (B) a semiconductor wall member generally continuously perimetrically circumscribing such integrated semiconductor circuit and integrally associated therewith on the opposed side of such flattened integrated semiconductor circuit structure, (C) such flattened integrated semiconductor circuit structure having said layered paths of conductive material therein located in adjacent relationship to said dielectric carrier layer on said one side thereof, (D) such flattened integrated semiconductor circuit structure further having said discrete sites of doped semiconductor material located in laterally spaced relationship to said wall member, and (E) said carrier layer having a thickness at least sufficient to provide mechanical support for said circuit structure and said thin layered paths.
Claim 4
Dependent Claim 140 words
(A) a dielectric carrier layer generally continuously overlying, and integrally bonded to, surface portions of such flattened integrated semiconductor circuit structure on one side thereof, said carrier layer being comprised of a polyimide resin, (B) a semiconductor wall member generally continuously perimetrically circumscribing such integrated semiconductor circuit and integrally associated therewith on the opposed side of such flattened integrated semiconductor circuit structure, (C) such flattened integrated semiconductor circuit structure having said layered paths of conductive material therein located in adjacent relationship to said dielectric carrier layer on said one side thereof, (D) such flattened integrated semiconductor circuit structure further having said discrete sites of doped semiconductor material located in laterally spaced relationship to said wall member, and (E) said carrier layer having a thickness at least sufficient to provide mechanical support for said circuit structure and said thin layered paths.
Claim 5
Dependent Claim 63 words
The component assembly of claim 1, wherein a second dielectric carrier layer generally continuously overlies, and is integrally bonded to, surface portions of such flattened integrated semiconductor circuit on said opposed side thereof said second dielectric carrier layer extending between said wall member laterally, said wall member upstanding to a height in excess of the maximum thickness of such second dielectric carrier layer.
Claim 6
Dependent Claim 39 words
The component assembly of claim 1, further including soldering terminals which (A) are generally upstanding from said dielectric carrier layer, and (B) are conductively connected with terminal end contact portions of such layered paths through said dielectric carrier layer.
Claim 7
Dependent Claim 25 words
A plurality of component assemblies of claim 1 in laterally adjacent relationship to one another which are secured together substantially by said dielectric carrier layer.

References Cited (Backward Citations)

US3493820A Cited
US3602982A Cited
US3617816A Cited
US3710205A Cited
US3801880A Cited
US3868724A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-02-06 1981-08-08 1982-02-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-02-06 1985-08-08 1986-02-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-02-06 1989-08-08 1990-02-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag