Patent US4601033A successfully refreshed from Google Patents.
US4601033A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit testing apparatus employing signature analysis
Assignee: Siemens Corporate Research and Support Inc
•
Filing: 1984-01-16
•
Granted: 1986-07-15
•
Expires: 2004-01-16
Abstract
Abstract Apparatus is disclosed for testing an electrical circuit by means of signature analysis. Responses to a sequence of test patterns from the circuit under test are supplied to a linear feedback signature register (LFSR) which produces a signature signal at its output representing its current state in dependence upon its prior state and the received response signal. A programmed read-only-memory is addressed by these state signals of the LFSR and produces, at its output, a logical "1" signal if the current signature represents a permissible state of the LFSR and a logical "0" if the state is not permissable. This checking occurs throughout and during the testing sequence in contrast to conventional signature analysis wherein the comparison only occurs at the end of the testing sequence.
Inventors
- 👤 Michael Whelan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 16:53
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/273; G06F11/277
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
121 words
Apparatus for testing an electrical circuit having a first input and a first output, said apparatus comprising, in combination: (a) test control means for applying a test sequence of test signals to said first input of said electrical circuit thereby to evoke, in response to each test signal, a response signal by said electrical circuit at said first output; (b) linear feedback signature register (LFSR) means, having a second output plus a second input, the second input is connected to said first output of said electrical circuit, the LFSR means producing a state signal at said second output representing the current state of said LFSR means, in dependence upon the prior state of said LFSR means and a received response signal;
Claim 2
Dependent Claim
121 words
Apparatus for testing an electrical circuit having a first input and a first output, said apparatus comprising, in combination: (a) test control means for applying a test sequence of test signals to said first input of said electrical circuit thereby to evoke, in response to each test signal, a response signal by said electrical circuit at said first output; (b) linear feedback signature register (LFSR) means, having a second output plus a second input, the second input is connected to said first output of said electrical circuit, the LFSR means producing a state signal at said second output representing the current state of said LFSR means, in dependence upon the prior state of said LFSR means and a received response signal;
Claim 3
Dependent Claim
102 words
(c) programmed, first read-only-memory (ROM) means having a first data output plus a first address input, the first address input is connected to said second output of said LFSR means, the first ROM means producing a first signal at said first data output upon receipt of said state signal if said state signal represents a permissible state of said LFSR means during a test of said electrical circuit, and the first ROM means producing a second signal at said first data output upon receipt of said state signal if said state signal does not represent a permissible state of said LFSR means.
Claim 4
Dependent Claim
102 words
(c) programmed, first read-only-memory (ROM) means having a first data output plus a first address input, the first address input is connected to said second output of said LFSR means, the first ROM means producing a first signal at said first data output upon receipt of said state signal if said state signal represents a permissible state of said LFSR means during a test of said electrical circuit, and the first ROM means producing a second signal at said first data output upon receipt of said state signal if said state signal does not represent a permissible state of said LFSR means.
Claim 5
Dependent Claim
134 words
The apparatus defined in claim 1, further comprising: (d) register means, having a third output, for producing a signature signal at said third output representative of the proper final state of said LFSR means after the completion of a sequence of test signals; and (e) comparator means having a fourth output and a fourth input, the fourth input connected to said second output of said LFSR means, the comparator means having a fifth input which is connected to said third output of said register means, the comparator means producing a fifth signal at said fourth output if and only the signals received at said fourth input and said fifth input are equal; whereby said fifth signal indicates that said LFSR means has arrived at the correct final state upon completion of said test sequence.
Claim 6
Dependent Claim
105 words
The apparatus defined in claim 2, further comprising programmed, second read-only-memory (ROM) means having a second data output plus a second address input, the second address input is connected to said first output of said electrical circuit, the second ROM means producing a third signal, at said second data output upon receipt of said response signal if said response signal constitutes a permissible response of said electrical circuit during a test thereof, the second ROM means producing a fourth signal at said second data output upon receipt of said response signal if said response signal does not constitute a permissible response of said electrical circuit.
References Cited (Backward Citations)
US4039813A
Cited
US4100532A
Cited
US4301513A
Cited
US4313700A
Cited
US4404542A
Cited
US4433412A
Cited
US4510572A
Cited
US4441183A
Cited
US4498172A
Cited
US4503536A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-07-14 | 1990-01-13 | 1990-07-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-07-14 | 1994-01-13 | 1994-07-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-07-14 | 1998-01-13 | 1998-07-15 | $7700.00 | Window Closed / Lapsed |