Patent US4097797A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4097797A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus for testing electrical circuit units such as printed circuit cards

Assignee: Unisys Corp
•
Filing: 1976-06-07
•
Granted: 1978-06-27
•
Expires: 1996-06-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system is described for testing electrical circuit units, particularly printed circuit cards having a plurality of plug-in connector terminals.

Inventors

  • 👤 Michel Finet

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 20:07
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/2801; G01R31/2806

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 503 words
Modular electrical testing apparatus for circuit units having a plurality of connector terminals, comprising: (A) connector means for engaging terminals of either a reference circuit unit known to be without faults or a production circuit unit to be tested for faults; (B) means enabling said electrical testing apparatus to be operated in accordance with a Generating Mode and a Test Mode; (C) reference pattern generating means effective during said Generation Mode for generating a digital coded reference pattern from said reference circuit unit, said reference pattern generation means comprising: (i) application means for sequentially applying a series of preselected digital coded test stimuli to a selected terminal of a reference circuit card engaged in said connector means; (ii) means for scanning all of said terminals engaged in said connector means for each said application of said test stimuli to each of said terminals of said reference circuit unit; (iii) means for sensing a change in logic state of each of said scanned reference unit terminals and for identifying said terminals having a changed logic state as a result of said application of said test stimuli; and (iv) means for designating a part of reference code corresponding to said reference circuit unit (D) means for recording said test stimuli applied to each of said reference circuit unit terminals, said identified terminals having changed logic states, said logic state of each of said identified terminals, and said part reference code of said reference circuit unit; and (E) testing means effective during said Test Mode for testing said production circuit unit, said testing means comprising: (i) means for inputting a desired part reference code of said production circuit unit; (ii) means for selecting said recorded reference pattern corresponding to said desired part reference code; (iii) means for sequentially applying said test stimuli associated with said selected reference pattern to said terminals of said production circuit unit; (iv) a plurality of paired first and second flip-flop devices, each pair of said flip-flop devices being associated with a terminal of said production circuit unit and wherein said first flip-flop of said pair is connected to a terminal of said production circuit unit being tested and said second flip-flop of said pair is connected to said application means, and wherein said first flip-flop is effective to store an indication of a logic state change of its corresponding production unit terminal in response to said application of said test stimuli, and wherein said second flip-flop is effective to store an indication of an expected logic change of said terminal associated with said flip-flop pair as a result of said application of said recorded test stimuli, and wherein said plurality of paired flip-flop devices are disposed on one or more modular circuit cards for insertion into said electrical testing apparatus; (v) means for comparing said stored logic states of said plurality of flip-flop pairs; and (vi) means for indicating a fault in said production circuit unit being tested when a mismatch between any of said compared flip-flop logic states is present.
Claim 2
Dependent Claim 503 words
Modular electrical testing apparatus for circuit units having a plurality of connector terminals, comprising: (A) connector means for engaging terminals of either a reference circuit unit known to be without faults or a production circuit unit to be tested for faults; (B) means enabling said electrical testing apparatus to be operated in accordance with a Generating Mode and a Test Mode; (C) reference pattern generating means effective during said Generation Mode for generating a digital coded reference pattern from said reference circuit unit, said reference pattern generation means comprising: (i) application means for sequentially applying a series of preselected digital coded test stimuli to a selected terminal of a reference circuit card engaged in said connector means; (ii) means for scanning all of said terminals engaged in said connector means for each said application of said test stimuli to each of said terminals of said reference circuit unit; (iii) means for sensing a change in logic state of each of said scanned reference unit terminals and for identifying said terminals having a changed logic state as a result of said application of said test stimuli; and (iv) means for designating a part of reference code corresponding to said reference circuit unit (D) means for recording said test stimuli applied to each of said reference circuit unit terminals, said identified terminals having changed logic states, said logic state of each of said identified terminals, and said part reference code of said reference circuit unit; and (E) testing means effective during said Test Mode for testing said production circuit unit, said testing means comprising: (i) means for inputting a desired part reference code of said production circuit unit; (ii) means for selecting said recorded reference pattern corresponding to said desired part reference code; (iii) means for sequentially applying said test stimuli associated with said selected reference pattern to said terminals of said production circuit unit; (iv) a plurality of paired first and second flip-flop devices, each pair of said flip-flop devices being associated with a terminal of said production circuit unit and wherein said first flip-flop of said pair is connected to a terminal of said production circuit unit being tested and said second flip-flop of said pair is connected to said application means, and wherein said first flip-flop is effective to store an indication of a logic state change of its corresponding production unit terminal in response to said application of said test stimuli, and wherein said second flip-flop is effective to store an indication of an expected logic change of said terminal associated with said flip-flop pair as a result of said application of said recorded test stimuli, and wherein said plurality of paired flip-flop devices are disposed on one or more modular circuit cards for insertion into said electrical testing apparatus; (v) means for comparing said stored logic states of said plurality of flip-flop pairs; and (vi) means for indicating a fault in said production circuit unit being tested when a mismatch between any of said compared flip-flop logic states is present.
Claim 3
Dependent Claim 34 words
Apparatus according to claim 1, and further including means effective during said test mode for automatically terminating operation of said testing means in response to a mismatch condition being indicated by said comparison means.
Claim 4
Dependent Claim 37 words
Apparatus according to claim 1 and further including means for initializing said plurality of paired flip-flop devices prior to the application of said test stimuli to said terminals of said production circuit unit during said test mode.
Claim 5
Dependent Claim 49 words
Apparatus according to claim 1 and further including means effective upon the inputting of each test stimulus to a circuit unit input terminal during both said Generation and said Test Modes for setting both corresponding flip-flops of said input terminal in the binary state specified by the test stimulus.
Claim 6
Dependent Claim 50 words
Apparatus according to claim 1, wherein said flip-flop comparison means includes a plurality of terminal status comparators, each having a pair of inputs, one for each of the two flip-flop outputs of a respective terminal, the output of each of said comparators having an EXCLUSIVE-OR relationship to the inputs thereof.
Claim 7
Dependent Claim 48 words
Apparatus according to claim 1 and further including a plurality of light indicators, each associated with a particular terminal of said production circuit unit and wherein the output of each of said comparison means is connected to the indicator of its respective terminal for indicating the status thereof.
Claim 8
Dependent Claim 19 words
Apparatus according to claim 1 wherein the outputs of said comparison means are OR-wire to a common error line.
Claim 9
Dependent Claim 30 words
Apparatus according to claim 1 and further including means enabling manual testing of the terminals, comprising presetting means for presetting the flip-flop pairs of the terminals individually to preselected states.
Claim 10
Dependent Claim 29 words
Apparatus according to claim 8 wherein said means enabling manual testing further includes a presettable test counter for presetting the apparatus to automatically stop at a specified test number.
Claim 11
Dependent Claim 52 words
Apparatus according to claim 1 wherein said test stimuli comprise a plurality of digital words, said digital words specifying logic-oriented tests for application to said terminals of said production circuit unit by said application means, said digital words further indicating said expected logic change of said terminals associated with said flip-flop pairs.
Claim 12
Dependent Claim 28 words
Apparatus according to claim 10 wherein said digital words further include words for designating one or more of said modular circuit cards for selection by said application means.

References Cited (Backward Citations)

US3302109A Cited
US3581074A Cited
US3614608A Cited
US3651315A Cited
US3673397A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-06-26 1981-12-26 1982-06-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-06-26 1985-12-26 1986-06-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-06-26 1989-12-26 1990-06-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag