Patent US2921362A successfully refreshed from Google Patents.
US5334281A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming thin silicon mesas having uniform thickness
Assignee: International Business Machines Corp
•
Filing: 1992-04-30
•
Granted: 1994-08-02
•
Expires: 2012-04-30
Abstract
Abstract An SOI wafer has a device layer of initial thickness that is formed into a set of mesas in the interval between which a temporary layer of polysilicon is deposited to a precisely controlled thickness. This polysilicon is entirely converted in a self-limiting process to an oxide etch stop having a thickness much smaller than the initial thickness. The mesas are thinned by a chemical mechanical polishing technique until the mesa is the same level as the top surface of the new oxide. The etch stop layer of oxide is not removed but serves both as an isolating layer to provide dielectric isolation between mesas in the final circuit and also as a visual gauge to determine the time when the polishing process should stop.
Inventors
- 👤 George W. Doerre
- 👤 Seiki Ogura
- 👤 Nivo Rovedo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 12:56
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10P90/1914; H10P14/00; H10P14/60; H10P14/63; H10P14/6302; H10P14/6304; H10P14/6306; H10P14/6308; H10P95/00; H10P95/06; H10P95/062; H10W; H10W10/00; H10W10/10; H10W10/181; Y; Y10; Y10S; Y10S148/00; Y10S148/05; Y10S438/00; Y10S438/97
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
185 words
A method of forming isolated silicon mesas from a wafer having a bulk silicon substrate, an insulating oxide layer disposed above said substrate and a silicon device layer above said oxide layer, comprising the steps of: forming a set of trenches in said device layer, said trenches being disposed to define a plurality of silicon mesas and extending from a first device layer surface down to said oxide layer, whereby said trenches have a bottom surface of oxide; depositing a gauge layer of polycrystalline silicon having a predetermined gauge thickness in said set of trenches; oxidizing said gauge layer of polysilicon to form an oxide polish gauge layer of predetermined polish gauge thickness, related to said predetermined gauge thickness, in said trenches, whereby said mesas are surrounded by said oxide polish gauge layer having an oxide gauge surface said predetermined polish gauge thickness above said first layer surface; and polishing said mesas by chemical-mechanical polishing until said mesas are substantially co-planar with said oxide gauge surface, whereby said oxide polish gauge layer acts as a thickness gauge to establish a mesa thickness of said mesas.
Claim 2
Independent Claim
185 words
A method of forming isolated silicon mesas from a wafer having a bulk silicon substrate, an insulating oxide layer disposed above said substrate and a silicon device layer above said oxide layer, comprising the steps of: forming a set of trenches in said device layer, said trenches being disposed to define a plurality of silicon mesas and extending from a first device layer surface down to said oxide layer, whereby said trenches have a bottom surface of oxide; depositing a gauge layer of polycrystalline silicon having a predetermined gauge thickness in said set of trenches; oxidizing said gauge layer of polysilicon to form an oxide polish gauge layer of predetermined polish gauge thickness, related to said predetermined gauge thickness, in said trenches, whereby said mesas are surrounded by said oxide polish gauge layer having an oxide gauge surface said predetermined polish gauge thickness above said first layer surface; and polishing said mesas by chemical-mechanical polishing until said mesas are substantially co-planar with said oxide gauge surface, whereby said oxide polish gauge layer acts as a thickness gauge to establish a mesa thickness of said mesas.
Claim 3
Dependent Claim
96 words
A method according to claim 1, further comprising the steps of: depositing a first nitride layer of silicon nitride on said plurality of silicon mesas and etching said first nitride layer with a directional selective etch to remove said first nitride layer, leaving only a plurality of nitride sidewalls on said plurality of silicon mesas, whereby a portion of said gauge layer located on sidewalls of said plurality of silicon mesas is protected from oxidation during said step of oxidizing said gauge layer; and removing said nitride sidewalls after said step of oxidizing said gauge layer.
Claim 4
Dependent Claim
96 words
A method according to claim 1, further comprising the steps of: depositing a polish stop layer of nitride after said step of oxidizing said gauge layer to form said oxide polish gauge layer; and removing said polish stop layer from said plurality of silicon mesas and from a polish height adjustment region extending a predetermined polish height adjustment distance from a nearest one of said plurality of mesas, whereby said polish stop layer prevents removal of material from said oxide polish gauge layer in locations separated from a nearest mesa by said polish height adjustment distance.
Claim 5
Dependent Claim
57 words
A method according to claim 3, further comprising the steps of: forming a thin layer of oxide on said mesas before said step of depositing said gauge layer of polycrystalline silicon, whereby said mesas are protected by said thin layer of oxide during said step of removing said polish stop layer from said plurality of silicon mesas.
Claim 6
Dependent Claim
61 words
A method according to claim 2, further comprising the steps of: depositing a polish stop layer of nitride after said step of removing said nitride sidewalls; and removing said polish stop layer from said plurality of silicon mesas and from a polish height adjustment region extending a predetermined polish height adjustment distance from a nearest one of said plurality of mesas.
Claim 7
Dependent Claim
57 words
A method according to claim 5, further comprising the steps of: forming a thin layer of oxide on said mesas before said step of depositing said gauge layer of polycrystalline silicon, whereby said mesas are protected by said thin layer of oxide during said step of removing said polish stop layer from said plurality of silicon mesas.
Claim 8
Independent Claim
246 words
A method of forming an integrated circuit having devices formed in isolated silicon mesas in a device layer from a wafer having a bulk silicon substrate, an insulating oxide layer disposed above said substrate and a silicon device layer above said oxide layer, comprising the steps of: forming a set of trenches in said device layer, said trenches being disposed to define a plurality of silicon mesas and extending from a first device layer surface down to said oxide layer, whereby said trenches have a bottom surface of oxide; depositing a gauge layer of polycrystalline silicon having a predetermined gauge thickness in said set of trenches; oxidizing said gauge layer of polysilicon to form an oxide polish gauge layer of predetermined polish gauge thickness, related to said predetermined gauge thickness, in said trenches, whereby said mesas are surrounded and electrically isolated by said oxide polish gauge layer having an oxide gauge surface said predetermined polish gauge thickness above said first layer surface; polishing said mesas by chemical-mechanical polishing until said mesas are substantially co-planar with said oxide gauge surface, whereby said oxide polish gauge layer acts as a thickness gauge to establish a mesa thickness of said mesas; forming a plurality of electrical devices in said plurality of silicon mesas; forming at least one interlayer dielectric above said oxide polish gauge layer; and forming a set of device interconnections extending above said polish gauge layer to connect said plurality of electrical devices in an integrated circuit.
Claim 9
Independent Claim
246 words
A method of forming an integrated circuit having devices formed in isolated silicon mesas in a device layer from a wafer having a bulk silicon substrate, an insulating oxide layer disposed above said substrate and a silicon device layer above said oxide layer, comprising the steps of: forming a set of trenches in said device layer, said trenches being disposed to define a plurality of silicon mesas and extending from a first device layer surface down to said oxide layer, whereby said trenches have a bottom surface of oxide; depositing a gauge layer of polycrystalline silicon having a predetermined gauge thickness in said set of trenches; oxidizing said gauge layer of polysilicon to form an oxide polish gauge layer of predetermined polish gauge thickness, related to said predetermined gauge thickness, in said trenches, whereby said mesas are surrounded and electrically isolated by said oxide polish gauge layer having an oxide gauge surface said predetermined polish gauge thickness above said first layer surface; polishing said mesas by chemical-mechanical polishing until said mesas are substantially co-planar with said oxide gauge surface, whereby said oxide polish gauge layer acts as a thickness gauge to establish a mesa thickness of said mesas; forming a plurality of electrical devices in said plurality of silicon mesas; forming at least one interlayer dielectric above said oxide polish gauge layer; and forming a set of device interconnections extending above said polish gauge layer to connect said plurality of electrical devices in an integrated circuit.
Claim 10
Dependent Claim
96 words
A method according to claim 7, further comprising the steps of: depositing a first nitride layer of silicon nitride on said plurality of silicon mesas and etching said first nitride layer with a directional selective etch to remove said first nitride layer, leaving only a plurality of nitride sidewalls on said plurality of silicon mesas, whereby a portion of said gauge layer located on sidewalls of said plurality of silicon mesas is protected from oxidation during said step of oxidizing said gauge layer; and removing said nitride sidewalls after said step of oxidizing said gauge layer.
Claim 11
Dependent Claim
96 words
A method according to claim 7, further comprising the steps of: depositing a polish stop layer of nitride after said step of oxidizing said gauge layer to form said oxide polish gauge layer; and removing said polish stop layer from said plurality of silicon mesas and from a polish height adjustment region extending a predetermined polish height adjustment distance from a nearest one of said plurality of mesas, whereby said polish stop layer prevents removal of material from said oxide polish gauge layer in locations separated from a nearest mesa by said polish height adjustment distance.
Claim 12
Dependent Claim
57 words
A method according to claim 9, further comprising the steps of: forming a thin layer of oxide on said mesas before said step of depositing said gauge layer of polycrystalline silicon, whereby said mesas are protected by said thin layer of oxide during said step of removing said polish stop layer from said plurality of silicon mesas.
References Cited (Backward Citations)
US3647581A
Cited
US3929528A
Cited
US4177094A
Cited
US4554059A
Cited
US4971925A
Cited
US4735679A
Cited
US4902641A
Cited
US4897362A
Cited
US4983538A
Cited
US4970175A
Cited
US5051378A
Cited
US5032544A
Cited
US5034343A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-08-01 | 1998-01-31 | 1998-08-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-08-01 | 2002-01-31 | 2002-08-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-08-01 | 2006-01-31 | 2006-08-02 | $7700.00 | Window Closed / Lapsed |