← Back to Patent Explorer
US4970175A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing a semiconductor device using SEG and a transitory substrate

Assignee: US Philips Corp
•
Filing: 1989-08-04
•
Granted: 1990-11-13
•
Expires: 2009-08-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of manufacturing a semiconductor device in which a silicon layer (8) is epitaxially grown on the surface of a doped monocrystalline semiconductor body (7), whereafter a connection is established between said semiconductor body (7) and a second semiconductor body (1) which is used as a supporting body, while at least one of the surfaces of the two bodies is firstly provided with an insulating layer (2,3) and a rigid connection is established between the bodies, whereafter the monocrystalline semiconductor body (7) is electrochemically etched away down to the epitaxially grown silicon layer (8), parts of the insulating layer (2,3) being removed prior to establishing the connection between the bodies (1,7), whereafter a layer of electrically conducting material (6) is deposited on the surface with a thickness which is larger than that of the insulating layer, whereafter a polishing treatment is performed at least down to the insulating layer.

Inventors

  • 👤 Jan Haisma
  • 👤 Johannes E. A. M. van den Meerakker
  • 👤 Josephus H. C. van Vegchel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 15:35
CPC Classifications
H; H10; H10P; H10P50/00; H10P50/60; H10P50/61; H10P50/613; H10P52/00; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10P90/1914; H10P95/00; H10W; H10W70/00; H10W70/60; H10W70/67; H10W70/69; H10W70/698; Y; Y10; Y10S; Y10S148/00; Y10S148/026; Y10S438/00; Y10S438/977

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 143 words
A method of manufacturing a semiconductor device in which a silicon layer is epitaxially grown on the surface of a doped monocrystalline semiconductor body, whereafter a connection is established between said semiconductor body and a second semiconductor body which is used as a supporting body, while at least one of the surfaces of the two bodies is firstly provided with an insulating layer and a rigid connection is established between the bodies, whereafter the monocrystalline semiconductor body is electrochemically etched away down to the epitaxially grown silicon layer, characterized in that parts of the insulating layer are removed prior to establishing the connection between the bodies, whereafter a layer of electrically conducting material is deposited on the surface with a thickness which is larger than that of the insulating layer, whereafter a polishing treatment is performed at least down to the insulating layer.
Claim 2
Independent Claim 143 words
A method of manufacturing a semiconductor device in which a silicon layer is epitaxially grown on the surface of a doped monocrystalline semiconductor body, whereafter a connection is established between said semiconductor body and a second semiconductor body which is used as a supporting body, while at least one of the surfaces of the two bodies is firstly provided with an insulating layer and a rigid connection is established between the bodies, whereafter the monocrystalline semiconductor body is electrochemically etched away down to the epitaxially grown silicon layer, characterized in that parts of the insulating layer are removed prior to establishing the connection between the bodies, whereafter a layer of electrically conducting material is deposited on the surface with a thickness which is larger than that of the insulating layer, whereafter a polishing treatment is performed at least down to the insulating layer.
Claim 3
Dependent Claim 28 words
A method as claimed in claim 1, characterized in that the insulating layer is formed as a double layer of an insulating layer and a polish-stopping insulating layer.
Claim 4
Dependent Claim 16 words
A method as claimed in claim 2, characterized in that the polish-stopping layer comprises silicon nitride.
Claim 5
Dependent Claim 30 words
A method as claimed in claim 1, characterized in that the removed parts in the insulating layer are localized at areas were scratch lines are provided at a later stage.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-11-12 1994-05-14 1994-11-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-11-12 1998-05-14 1998-11-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-11-12 2002-05-14 2002-11-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag