US5066872A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Speed-up technique for a constant di/dt buffer
Assignee: Texas Instruments Inc
•
Filing: 1990-06-11
•
Granted: 1991-11-19
•
Expires: 2010-06-11
Abstract
Abstract The disclosure relates to a circuit and method of reducing inductive voltage spikes caused by an abrupt change in current by an output transistor, by providing an input node for receiving an input voltage signal, providing an output node, providing a first transistor coupled to the output node, receiving a predetermined voltage at the input node, controlling voltage control circuitry coupled between the input node and the first transistor and responsive to the predetermined voltage at the input node to control the voltage driving the first transistor with respect to time to provide a constant rate of change of current with respect to time in the first transistor and providing a second transistor coupled to the output node in parallel with the first transistor which turns on prior to the first transistor.
Inventors
- 👤 Stephen R. Schenck
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 13:12
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00346; H03K19/00361; H03K17/00; H03K17/16; H03K17/161; H03K17/162; H03K17/163; H03K17/164
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
107 words
An electronic circuit which comprises: (a) an input node for receiving an input voltage signal; (b) an output node; (c) a first transistor coupled to said output node; (d) voltage control circuitry coupled between said input node and said first transistor and responsive to predetermined voltage at said input node to control the voltage driving said first transistor with respect to time to provide a constant rate of change of current with respect to time in said first transistor; and (e) a second transistor coupled to said output node and responsive to said predetermined voltage at said input node to turn on prior to said first transistor.
Claim 2
Dependent Claim
107 words
An electronic circuit which comprises: (a) an input node for receiving an input voltage signal; (b) an output node; (c) a first transistor coupled to said output node; (d) voltage control circuitry coupled between said input node and said first transistor and responsive to predetermined voltage at said input node to control the voltage driving said first transistor with respect to time to provide a constant rate of change of current with respect to time in said first transistor; and (e) a second transistor coupled to said output node and responsive to said predetermined voltage at said input node to turn on prior to said first transistor.
Claim 3
Dependent Claim
20 words
A circuit as set forth in claim 1 wherein said first transistor has a greater width than said second transistor.
Claim 4
Dependent Claim
17 words
A circuit as set forth in claim 1 wherein said first and second transistors are both N-channel.
Claim 5
Dependent Claim
17 words
A circuit as set forth in claim 1 wherein said first and second transistors are both P-channel.
Claim 6
Dependent Claim
17 words
A circuit as set forth in claim 2 wherein said first and second transistors are both P-channel.
Claim 7
Dependent Claim
17 words
A circuit as set forth in claim 2 wherein said first and second transistors are both N-channel.
Claim 8
Dependent Claim
18 words
A circuit as set forth in claim 1 wherein said first and second transistors are connected in parallel.
Claim 9
Dependent Claim
18 words
A circuit as set forth in claim 2 wherein said first and second transistors are connected in parallel.
Claim 10
Dependent Claim
18 words
A circuit as set forth in claim 3 wherein said first and second transistors are connected in parallel.
Claim 11
Dependent Claim
18 words
A circuit as set forth in claim 4 wherein said first and second transistors are connected in parallel.
Claim 12
Dependent Claim
18 words
A circuit as set forth in claim 5 wherein said first and second transistors are connected in parallel.
Claim 13
Dependent Claim
18 words
A circuit as set forth in claim 6 wherein said first and second transistors are connected in parallel.
Claim 14
Dependent Claim
106 words
An electronic circuit which comprises: (a) an input node for receiving an input voltage signal; (b) an output node; (c) a first transistor coupled to said output node; (d) voltage control circuitry coupled between said input node and said first transistor and responsive to predetermined voltage at said input node to control the voltage driving said first transistor with respect to time to provide a constant rate of change of current with respect to time through said first transistor; and (e) a second transistor coupled to said output node and responsive to said voltage at said input node to turn on prior to said first transistor.
Claim 15
Dependent Claim
106 words
An electronic circuit which comprises: (a) an input node for receiving an input voltage signal; (b) an output node; (c) a first transistor coupled to said output node; (d) voltage control circuitry coupled between said input node and said first transistor and responsive to predetermined voltage at said input node to control the voltage driving said first transistor with respect to time to provide a constant rate of change of current with respect to time through said first transistor; and (e) a second transistor coupled to said output node and responsive to said voltage at said input node to turn on prior to said first transistor.
Claim 16
Dependent Claim
20 words
A circuit as set forth in claim 13 wherein said second transistor has a greater width than said first transistor.
Claim 17
Dependent Claim
17 words
A circuit as set forth in claim 13 wherein said first and second transistors are both N-channel.
Claim 18
Dependent Claim
17 words
A circuit as set forth in claim 13 wherein said first and second transistors are both P-channel.
Claim 19
Dependent Claim
17 words
A circuit as set forth in claim 14 wherein said first and second transistors are both P-channel.
Claim 20
Dependent Claim
17 words
A circuit as set forth in claim 14 wherein said first and second transistors are both N-channel.
Claim 21
Independent Claim
143 words
A method of reducing inductive voltage spikes caused by an abrupt change in current by an output transistor, comprising the steps of: (a) providing an input node for receiving an input voltage signal; (b) providing an output node; (c) providing a first transistor coupled to said output node; (d) receiving a predetermined voltage at said input node; (e) controlling voltage control circuitry coupled between said input node and said first transistor in responsive to said predetermined voltage at said input node to control the voltage driving said first transistor with respect to time to provide a constant rate of change of current with respect to time in said first transistor; and (e) providing a second transistor coupled to said output node in parallel with said first transistor responsive to said voltage at said input node to turn on prior to said first transistor.
Claim 22
Independent Claim
143 words
A method of reducing inductive voltage spikes caused by an abrupt change in current by an output transistor, comprising the steps of: (a) providing an input node for receiving an input voltage signal; (b) providing an output node; (c) providing a first transistor coupled to said output node; (d) receiving a predetermined voltage at said input node; (e) controlling voltage control circuitry coupled between said input node and said first transistor in responsive to said predetermined voltage at said input node to control the voltage driving said first transistor with respect to time to provide a constant rate of change of current with respect to time in said first transistor; and (e) providing a second transistor coupled to said output node in parallel with said first transistor responsive to said voltage at said input node to turn on prior to said first transistor.
Claim 23
Independent Claim
136 words
A method of reducing inductive voltage spikes caused by an abrupt change in current by an output transistor, comprising the steps of: (a) providing an input node for receiving an input voltage signal; (b) providing an output node; (c) providing a first transistor coupled to said output node; (d) receiving a predetermined voltage at said input node; (e) providing controlling voltage control circuitry coupled between said input node and said first transistor and responsive to said predetermined voltage at said input node to control the voltage driving said first transistor with respect to time to provide a constant rate of change of current with respect to time in said first transistor; and (e) providing a second transistor coupled to said output node and responsive to said input voltage to turn on prior to said first transistor.
Claim 24
Independent Claim
136 words
A method of reducing inductive voltage spikes caused by an abrupt change in current by an output transistor, comprising the steps of: (a) providing an input node for receiving an input voltage signal; (b) providing an output node; (c) providing a first transistor coupled to said output node; (d) receiving a predetermined voltage at said input node; (e) providing controlling voltage control circuitry coupled between said input node and said first transistor and responsive to said predetermined voltage at said input node to control the voltage driving said first transistor with respect to time to provide a constant rate of change of current with respect to time in said first transistor; and (e) providing a second transistor coupled to said output node and responsive to said input voltage to turn on prior to said first transistor.
References Cited (Backward Citations)
US4987324A
Cited
US4823029A
Cited
US4820942A
Cited
US4992677A
Cited
US5003205A
Cited
US4975598A
Cited
US4959561A
Cited
US5008568A
Cited
US5010256A
Cited
US4972101A
Cited
US5013940A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-11-18 | 1995-05-20 | 1995-11-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-11-18 | 1999-05-20 | 1999-11-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-11-18 | 2003-05-20 | 2003-11-19 | $7700.00 | Window Closed / Lapsed |