Patent EP0158198A1 successfully refreshed from Google Patents.
US5041395A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of encapsulating an integrated circuit using a punched metal grid attached to a perforated dielectric strip
Assignee: STMicroelectronics SA
•
Filing: 1990-04-05
•
Granted: 1991-08-20
•
Expires: 2010-04-05
Abstract
Abstract The disclosure concerns the encapsulation of integrated circuit chips, notably with a view to their being incorporated in a chip card. The encapsulation method comprises the formation of a pre-punched metallic conductive grid, the formation of a strip of pre-perforated plastic material, the transfer of a strip to the grid, the positioning of an integrated circuit chip in a perforation of the strip, and the formation of electrical connections between the chip and zones of the grid located in perforations of the strip. The perforations of the strip and the punched slots of the grid are arranged so that the strip covers and blocks all the interstices between conductors of the grid in the useful region corresponding to a module to be made. When a protecting resin is laid, it is confined and does not leak through the interstices of the grid. A plastic or metal ring defines the heightwise dimension of the micromodule.
Inventors
- 👤 Francis Steffen
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 12:30
CPC Classifications
H; H10; H10W; H10W76/00; H10W76/40; H10W76/42; H10W76/47; H10W42/00; H10W42/60; H10W70/00; H10W70/60; H10W70/699; H10W72/00; H10W72/50; H10W72/551; H10W72/552; H10W72/5522; H10W72/5524; H10W72/851; H10W72/874; H10W72/884; H10W74/00; H10W90/00; H10W90/701; H10W90/731; H10W90/736; H10W90/751; H10W90/756; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49121
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
63 words
A method for the encapsulation of an integrated circuit, comprising formation of a prepunched metal conductive grid, formation of a strip of preperforated dielectric screen, transfer of the strip to the grid, positioning of an integrated circuit chip in a perforation of the strip, and formation of electrical connections between the chip and zones of the grid located in perforations of the strip.
Claim 2
Independent Claim
63 words
A method for the encapsulation of an integrated circuit, comprising formation of a prepunched metal conductive grid, formation of a strip of preperforated dielectric screen, transfer of the strip to the grid, positioning of an integrated circuit chip in a perforation of the strip, and formation of electrical connections between the chip and zones of the grid located in perforations of the strip.
Claim 3
Independent Claim
101 words
A method for the encapsulation of an integrated circuit, comprising formation of a prepunched metal conductive grid, formation of a strip of preperforated dielectric screen, transfer of the strip to the grid, positioning of an integrated circuit chip in a perforation of the strip, and formation of electrical connections between the chip and zones of the grid located in perforations of the strip, and wherein the perforations of the strip and punched slots of the grid are such that the strip covers and blocks all interstices between conductors of the grid in a region in which a chip may be placed.
Claim 4
Independent Claim
101 words
A method for the encapsulation of an integrated circuit, comprising formation of a prepunched metal conductive grid, formation of a strip of preperforated dielectric screen, transfer of the strip to the grid, positioning of an integrated circuit chip in a perforation of the strip, and formation of electrical connections between the chip and zones of the grid located in perforations of the strip, and wherein the perforations of the strip and punched slots of the grid are such that the strip covers and blocks all interstices between conductors of the grid in a region in which a chip may be placed.
Claim 5
Dependent Claim
30 words
A method according to claim 1, comprising a step for setting up of protection by a protecting material covering the chip and the connections in the perforations of the strip.
Claim 6
Dependent Claim
37 words
A method according to claim 3, comprising a step for positioning, on the strip, of a protecting ring surrounding the chip and its connections, this ring being filled with protecting insulator material after it has been positioned.
Claim 7
Dependent Claim
42 words
A method according to claim 3, wherein, the strip has a ring-shaped protuberance surrounding the space reserved for the chip and its connections, and wherein this ring is filled with a protecting material after the chip and its connections have been positioned.
Claim 8
Independent Claim
25 words
A method according to any of the claims 3 to 5 or 11 to 13 wherein the protecting material is a thermoplastic or thermosetting resin.
Claim 9
Dependent Claim
21 words
A method according to claim 6, wherein the protecting material is an imperfect dielectric to enable the outflow of electrostatic charges.
Claim 10
Dependent Claim
22 words
A method according to claim 1 or claim 2, wherein the strip is transferred to the screen by bonding or hot transfer.
Claim 11
Dependent Claim
30 words
A method according to claim 2, comprising a step for setting up of protections by a protecting material covering the chip and the connections in the perforations of the strip.
Claim 12
Dependent Claim
37 words
A method according to claim 9, comprising a step for positioning, on the strip of a protecting ring surrounding the chip and its connections, this ring being filled with protecting insulator material after it has been positioned.
Claim 13
Dependent Claim
42 words
A method according to claim 11, wherein, the strip has a ring-shaped protuberance surrounding the space reserved for the chip and its connections, and wherein this ring is filled with a protecting material after the chip and its connections have been positioned.
References Cited (Backward Citations)
US4100675A
Cited
JPS5568643A
Cited
US4549247A
Cited
JPS58158953A
Cited
JPS5916351A
Cited
JPS59143336A
Cited
EP0197438A1
Cited
US4674175A
Cited
JPS61287125A
Cited
JPS6292331A
Cited
EP0231937A2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-08-19 | 1995-02-18 | 1995-08-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-08-19 | 1999-02-18 | 1999-08-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-08-19 | 2003-02-18 | 2003-08-20 | $7700.00 | Window Closed / Lapsed |