← Back to Patent Explorer
US4742253A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated insulated-gate field-effect transistor circuit for evaluating the voltage of a node to be sampled against a fixed reference voltage

Assignee: ITT Inc
•
Filing: 1983-01-25
•
Granted: 1988-05-03
•
Expires: 2003-01-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The circuit merely comprises three transistors, namely one transfer transistor (t) arranged between the input (e) and the output (a), a load transistor (l) connected as a resistor, and a clamping transistor (k), with both of the latter connecting the output (a) to the source of operating voltage (U). The interconnected gates of both the clamping and the transfer transistor (k, t) are connected to a source of reference voltage (Ur). If these two transistors (k, t) are of the depletion type, the two gates thereof may be connected to the zero point of the circuit. The circuit is particularly quick and simple.

Inventors

  • 👤 Burkhard Giebel

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 03:48
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/06; G11C7/067; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/413; G11C11/417

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 119 words
Integrated insulated-gate field-effect transistor circuit for evaluating the voltage of a node to be sampled, said circuit including an input and an output and being connectible to a source of operating voltage, said circuit comprising a tansfer transistor connected between said input and said output and forming a drain source current path therebetweeen, said transfer transistor having a gate, a load transistor connected between said output and said source of operating voltage, and a clamping transistor having a gate connected to said transfer transistor gate and having a source and drain connected between said output and said source of operating voltage, said interconnected transfer transistor and clamping transistor gates being directly connected to a source of fixed reference voltage.
Claim 2
Dependent Claim 119 words
Integrated insulated-gate field-effect transistor circuit for evaluating the voltage of a node to be sampled, said circuit including an input and an output and being connectible to a source of operating voltage, said circuit comprising a tansfer transistor connected between said input and said output and forming a drain source current path therebetweeen, said transfer transistor having a gate, a load transistor connected between said output and said source of operating voltage, and a clamping transistor having a gate connected to said transfer transistor gate and having a source and drain connected between said output and said source of operating voltage, said interconnected transfer transistor and clamping transistor gates being directly connected to a source of fixed reference voltage.
Claim 3
Dependent Claim 41 words
A circuit as claimed in claim 1, wherein said circuit is used as a sense amplifier in a static semiconductor memory of the type having a plurality of memory cells, and wherein said input is connected to one of said cells.
Claim 4
Dependent Claim 16 words
A circuit as claimed in claim 1, wherein said load transistor is of the depletion type.
Claim 5
Dependent Claim 43 words
A circuit as claimed in claim 1, wherein said circuit has a ground reference point, wherein said transfer transistor and said clamping transistor are of the depletion type, and wherein the gates thereof are connected to said ground reference point of said circuit.
Claim 6
Dependent Claim 16 words
A circuit as claimed in claim 2, wherein said load transistor is of the depletion type.
Claim 7
Dependent Claim 43 words
A circuit as claimed in claim 2, wherein said circuit has a ground reference point, wherein said transfer transistor and said clamping transistor are of the depletion type and wherein the gates thereof are connected to said ground reference point of said circuit.
Claim 8
Dependent Claim 43 words
A circuit as claimed in claim 3, wherein said circuit has a ground reference point, wherein said transfer transistor and said clamping transistor are of the depletion type, and wherein the gates thereof are connected to said ground reference point of said circuit.
Claim 9
Dependent Claim 43 words
A circuit as claimed in claim 5, wherein said circuit has a ground reference point, wherein said transfer transistor and said clamping transistor are of the depletion type, and wherein the gates thereof are connected to said ground reference point of said circuit.

References Cited (Backward Citations)

US4388541A Cited
US4443718A Cited
US4375600A Cited
US4308468A Cited
US4459497A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-05-03 1991-11-02 1992-05-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-05-03 1995-11-02 1996-05-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-05-03 1999-11-02 2000-05-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag