US4443718A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Nonvolatile semiconductor memory with stabilized level shift circuit
Assignee: Hitachi Ltd
•
Filing: 1980-09-19
•
Granted: 1984-04-17
•
Expires: 2000-09-19
Abstract
Abstract A nonvolatile semiconductor memory including a memory matrix having a plurality of memory cells with nonvolatile memory elements and arranged in the form of a matrix, a selecting circuit for selecting a desired memory cell from the memory matrix, and a read-out circuit for reading out the information stored in the selected memory cell. The read-out circuit includes a sense amplifier and an output buffer. The sensed amplifier includes an inverter having a load element to which a supply voltage is applied and a selected memory cell acting as a driver element. The output buffer includes a level shift circuit for shifting the level of an output signal voltage from the sense amplifier with the level shift circuit including a stabilizing circuit for stabilizing the level of the shifted signal voltage during fluctuations in the supply voltage. An output driver circuit is provided for receiving the shifted signal voltage from the level shift circuit.
Inventors
- 👤 Takaaki Hagiwara
- 👤 Yuji Yatsuda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 10:23
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/09441; H03K19/09443; G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/26; H03K19/0175; H03K19/0185; H03K19/018507
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
148 words
A nonvolatile semiconductor memory comprising a memory matrix including a plurality of memory cells having nonvolatile memory elements and arranged in the form of a matrix, means for selecting a desired memory cell from said memory matrix, and a read-out circuit for reading out the information stored in the selected memory cell, said read-out circuit including a sense amplifier and an output buffer, said sense amplifier including an inverter having a load element to which a supply voltage is applied and a selected memory cell acting as a driver element, said output buffer including a level shift circuit for shifting the level of an output signal voltage from said sense amplifier, said level shift circuit including means for stabilizing the level of the shifted signal voltage during fluctuations in said supply voltage, and an output driver circuit for receiving the shifted signal voltage from said level shift circuit.
Claim 2
Dependent Claim
148 words
A nonvolatile semiconductor memory comprising a memory matrix including a plurality of memory cells having nonvolatile memory elements and arranged in the form of a matrix, means for selecting a desired memory cell from said memory matrix, and a read-out circuit for reading out the information stored in the selected memory cell, said read-out circuit including a sense amplifier and an output buffer, said sense amplifier including an inverter having a load element to which a supply voltage is applied and a selected memory cell acting as a driver element, said output buffer including a level shift circuit for shifting the level of an output signal voltage from said sense amplifier, said level shift circuit including means for stabilizing the level of the shifted signal voltage during fluctuations in said supply voltage, and an output driver circuit for receiving the shifted signal voltage from said level shift circuit.
Claim 3
Dependent Claim
34 words
A nonvolatile semiconductor memory as set forth in claim 1, wherein said level shift circuit is a source follower circuit having its load resistance varied in accordance with the fluctuations in said supply voltage.
Claim 4
Dependent Claim
48 words
A nonvolatile semiconductor memory as set forth in claim 2, wherein said source follower circuit load resistance includes an MOS Tr. and said stabilizing means includes means for impressing a gate voltage upon the gate of said MOS Tr. which varies with the fluctuations in said supply voltage.
Claim 5
Dependent Claim
66 words
A nonvolatile semiconductor memory as set forth in claim 1, wherein said inverter includes a switching MOS Tr. connected between an MOS Tr. acting as said load element and said memory cell acting as said driver element, and wherein said switching MOS Tr. is brought into its cut-off state when its connection node with said memory cell is raised in its potential to a preset level.
Claim 6
Dependent Claim
26 words
A nonvolatile semiconductor memory as set forth in claim 4, further comprising a pull-up MOS Tr. connected between said connection node and a power source terminal.
Claim 7
Dependent Claim
31 words
A nonvolatile semiconductor memory as set forth in claim 5, wherein said switching MOS Tr. and said pull-up MOS Tr. have their gate voltages controlled by a constant voltage generating circuit.
Claim 8
Dependent Claim
40 words
A nonvolatile semiconductor memory as set forth in claim 6, wherein said switching MOS Tr. has its gate voltage preset by said constant voltage generating circuit so that it becomes higher than the gate voltage of said pull-up MOS Tr.
Claim 9
Dependent Claim
35 words
A nonvolatile semiconductor memory as set forth in claim 1, wherein said level shift circuit includes a source follower circuit and said output driver circuit is connected to an output of said source follower circuit.
Claim 10
Dependent Claim
118 words
A nonvolatile semiconductor comprising: a memory matrix including a plurality of memory cells having nonvolatile memory elements and arranged in the form of a matrix; means for selecting a preset memory cell from said memory matrix; and a read-out circuit for reading out the information stored in the selected memory cell, said read-out circuit including a sense amplifier and an output buffer, wherein the improvement resides in that said output buffer includes a level shift circuit for shifting the level of the output signal voltage from said sense amplifier and an output driver circuit for receiving the output signal from said level shift circuit, said output driver circuit including a waveform restoring circuit and a push-pull driver circuit.
Claim 11
Dependent Claim
118 words
A nonvolatile semiconductor comprising: a memory matrix including a plurality of memory cells having nonvolatile memory elements and arranged in the form of a matrix; means for selecting a preset memory cell from said memory matrix; and a read-out circuit for reading out the information stored in the selected memory cell, said read-out circuit including a sense amplifier and an output buffer, wherein the improvement resides in that said output buffer includes a level shift circuit for shifting the level of the output signal voltage from said sense amplifier and an output driver circuit for receiving the output signal from said level shift circuit, said output driver circuit including a waveform restoring circuit and a push-pull driver circuit.
References Cited (Backward Citations)
US3938108A
Cited
JPS5369551A
Cited
US4082966A
Cited
US4179626A
Cited
US4223394A
Cited
US4266283A
Cited
US4287570A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1987-04-17 | 1987-10-17 | 1988-04-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1991-04-17 | 1991-10-17 | 1992-04-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1995-04-17 | 1995-10-17 | 1996-04-17 | $7700.00 | Window Closed / Lapsed |