Patent US4526631A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4526631A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for forming a void free isolation pattern utilizing etch and refill techniques

Assignee: International Business Machines Corp
•
Filing: 1984-06-25
•
Granted: 1985-07-02
•
Expires: 2004-06-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The void-free pattern of isolation in a semiconductor substrate is described. There is contained within a semiconductor body a pattern of substantially vertically sided trenches. The pattern of isolation trenches isolate regions of monocrystalline semiconductor material which may contain active and passive semiconductor devices. The depth of the pattern of trenches is greater than about 3 micrometers. A first insulating layer is located upon the sidewalls of the trenches. The base or bottom of the trenches is open to the monocrystalline semiconductor body. An epitaxial layer extending from the base of the trenches fills the pattern of trenches up to between about 500 to 1500 nanometers from the upper surface of the trenches. A capping second insulating layer fills the additional portion of the pattern of trenches above the upper surfaces of the epitaxial layer for isolation of the pattern of trenches from the ambient. It is the dense epitaxial monocrystalline semiconductor which prevents the formation of voids within the pattern of trenches. The epitaxial layer must be grown in such a way so as no spurious growth occurs upon the principal surfaces of the substrate, because such growth would prevent the satisfactory chemical-mechanical polishing of the C.V.D. insulator layer.

Inventors

  • 👤 Victor Silvestri
  • 👤 D. Duan-Lee Tang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 16:13
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/20; H10P14/24; H10P14/27; H10P14/271; H10P14/29; H10P14/2901; H10P14/2902; H10P14/2905; H10P14/34; H10P14/3402; H10P14/3404; H10P14/3411; H10W; H10W10/00; H10W10/01; H10W10/041; H10W10/40; H10W20/00; H10W20/01; H10W20/021; Y; Y10; Y10S; Y10S148/00; Y10S148/026; Y10S148/05; Y10S148/085

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 156 words
Method for forming a void free, deep isolation structure in a monocrystalline silicon body comprising: providing a substantially vertically sided pattern of trenches greater than about 3 micrometers deep having an insulating layer sidewall and monocrystalline silicon bottom; epitaxially growing monocrystalline semiconductor in said pattern of trenches from said monocrystalline semiconductor bottom while preventing any spurious growth on the surfaces of the silicon body during the epitaxial deposition by using a SiCl 4 -H 2 -HCl gaseous reaction system at about one atmosphere pressure; continuing the epitaxial growth until the trenches are filled up to between about 300 to 1500 nanometers from the surface of the said body; forming a chemical vapor deposited insulator layer on the surface of the semiconductor body and filling the remaining portion of the pattern of trenches; and removing the portion of the said chemical vapor deposited insulator layer above the pattern of trenches by means of a chemical-mechanical polishing technique.
Claim 2
Dependent Claim 156 words
Method for forming a void free, deep isolation structure in a monocrystalline silicon body comprising: providing a substantially vertically sided pattern of trenches greater than about 3 micrometers deep having an insulating layer sidewall and monocrystalline silicon bottom; epitaxially growing monocrystalline semiconductor in said pattern of trenches from said monocrystalline semiconductor bottom while preventing any spurious growth on the surfaces of the silicon body during the epitaxial deposition by using a SiCl 4 -H 2 -HCl gaseous reaction system at about one atmosphere pressure; continuing the epitaxial growth until the trenches are filled up to between about 300 to 1500 nanometers from the surface of the said body; forming a chemical vapor deposited insulator layer on the surface of the semiconductor body and filling the remaining portion of the pattern of trenches; and removing the portion of the said chemical vapor deposited insulator layer above the pattern of trenches by means of a chemical-mechanical polishing technique.
Claim 3
Dependent Claim 19 words
The method of claim 1 wherein semiconductor body is monocrystalline silicon and said insulating layer sidewall is silicon nitride.
Claim 4
Dependent Claim 22 words
The method of claim 2 wherein a silicon dioxide layer is formed between said silicon nitride sidewall and said monocrystalline silicon body.
Claim 5
Dependent Claim 18 words
The method of claim 1 wherein the depth of said trenches is between about 3 to 10 micrometers.
Claim 6
Dependent Claim 18 words
The method of claim 4 wherein the width of said trenches is between about 1.0 to 300 micrometers.
Claim 7
Dependent Claim 23 words
The method of claim 1 wherein said epitaxially growing silicon is accomplished with the HCl component being between about 0.6 to 2.3 lmp.
Claim 8
Dependent Claim 30 words
The method of claim 6 wherein said growing is accomplished at a temperature between about 900° and 1100° C. With the HCl component being between about 1.0 and 1.4 lpm.
Claim 9
Dependent Claim 20 words
The method of claim 1 wherein said chemically vapor deposited insulator layer the surface of said body is silicon dioxide.
Claim 10
Dependent Claim 15 words
The method of claim 8 wherein the said silicon dioxide is deposited using the TEOS.
Claim 11
Dependent Claim 19 words
The method of claim 1 wherein said chemical-mechanical polishing uses a silica slurry with a PH of about 12.

References Cited (Backward Citations)

US3661636A Cited
US3934060A Cited
US3969168A Cited
US4104086A Cited
US4256514A Cited
US4255207A Cited
US4309716A Cited
US4454646A Cited
JPS5851533A Cited
JPS58192346A Cited
US4473598A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-07-01 1988-12-31 1989-07-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-07-01 1992-12-31 1993-07-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-07-01 1996-12-31 1997-07-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag