Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
299 words
A test apparatus for testing systems that communicate by transmission and/or reception of transmit and/or receive words, respectively, in which such words are organized in a predetermined multiple bit format, comprising: computer means including a memory; data entry means for entering into the memory of said computer means the content of a first multi-bit transmit word in either engineering notation or in binary encoded notation; said computer means further including engineering to binary conversion processing means for accepting and converting the content of a transmit word in said memory when entered in said engineering notation, into said binary encoded notation; a first transmit port; transmit circuit means responsive to said computer means for formatting and transmitting said first transmit word in binary notation from said first transmit port; receiving circuit means for receiving a multiple bit receive word in binary notation, said receiving circuit means including means responsive to said computer means for receiving and storing said receive word in binary notation in said memory of said computer means; said computer means further having binary to engineering conversion processing means for converting the context of said first transmit word to engineering notation when entered into said memory in binary notation, and for converting the receive word, as received in binary notation, to engineering notation; a display device responsive to display control signals for displaying alphanumeric symbols; and, said computer means including a first display control processing means for generating display control signals that cause said display device to concurrently display the contents of the first transmit word both in engineering and binary notations, and said computer means including a second display control processing means for generating display control signals that cause said display device to concurrently display the contents of the received word both in binary and engineering notations.
Claim 2
Dependent Claim
299 words
A test apparatus for testing systems that communicate by transmission and/or reception of transmit and/or receive words, respectively, in which such words are organized in a predetermined multiple bit format, comprising: computer means including a memory; data entry means for entering into the memory of said computer means the content of a first multi-bit transmit word in either engineering notation or in binary encoded notation; said computer means further including engineering to binary conversion processing means for accepting and converting the content of a transmit word in said memory when entered in said engineering notation, into said binary encoded notation; a first transmit port; transmit circuit means responsive to said computer means for formatting and transmitting said first transmit word in binary notation from said first transmit port; receiving circuit means for receiving a multiple bit receive word in binary notation, said receiving circuit means including means responsive to said computer means for receiving and storing said receive word in binary notation in said memory of said computer means; said computer means further having binary to engineering conversion processing means for converting the context of said first transmit word to engineering notation when entered into said memory in binary notation, and for converting the receive word, as received in binary notation, to engineering notation; a display device responsive to display control signals for displaying alphanumeric symbols; and, said computer means including a first display control processing means for generating display control signals that cause said display device to concurrently display the contents of the first transmit word both in engineering and binary notations, and said computer means including a second display control processing means for generating display control signals that cause said display device to concurrently display the contents of the received word both in binary and engineering notations.
Claim 3
Dependent Claim
85 words
The test apparatus of claim 1, wherein said predetermined format of said notation of the receive word includes a first field of bits representing a label identifying the nature of the word, and at least one other field of bits representing engineering data, and wherein said receiving circuit means comprises means responsive to entry by said data entry means of said label for a selected receive word to receive and store in said memory of said computer only that receive word having said selected label.
Claim 4
Dependent Claim
125 words
The test apparatus of claim 1, wherein the predetermined format of the multi-bit word in binary notation includes a first field of bits representing a label identifying such word, and at least another field of bits representing engineering data, and wherein said computer means further comprises: a receive-all processing means responsive to said receiving circuit means for receiving a plurality of multi-bit receive words and storing in said memory and first fields of bit representing the labels of such words; label conversion processing means for converting said first field of bits of each receive word into engineering notation; and, third display control processing means for generating display control signals that cause said display device to concurrently display the labels of said plurality of receive words.
Claim 5
Dependent Claim
46 words
The test apparatus of claim 1, wherein said transmit circuit means comprises means for successively transmitting said first transmit word automatically in succession a preselected number of times, so as to cause a burst of transmit words of the same content to be generated and transmitted.
Claim 6
Dependent Claim
66 words
The test apparatus of claim 1, wherein said data entry means includes means for entering into the memory of said computer means the content of a second multi-bit transmit word in either decoded engineering notation or in binary encoded notation; and, a second transmit port, said transmit circuit means being responsive to said computer means to transmit said second transmit word from said second transmit port.
Claim 7
Dependent Claim
27 words
The test apparatus of claim 5, wherein said computer means and said transmit circuit means include means for concurrent transmission of said first and second transmit words.
Claim 8
Dependent Claim
39 words
The test apparatus of claim 6, wherein said computer means and said transmit circuit means further comprise: transmission rate selection and control means for selectively and independently setting the rates of transmission of said first and second transmit words.
Claim 9
Dependent Claim
32 words
The test apparatus of claim 7, wherein said transmission rate selection and control means comprise means for setting the bit speed of transmission and means for setting the word rate of transmission.