Patent US4151592A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4151592A Expired / Lapsed US ⏱️ 0.0 years remaining

Data transfer control system

Assignee: Toshiba Corp
•
Filing: 1976-10-15
•
Granted: 1979-04-24
•
Expires: 1996-10-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A data transfer control system for controlling the priority use of a common bus shared by a plurality of data processors which comprises a bus rank memory for storing signals denoting a demand for the priority use of the common bus which are supplied from said plural data processors; and a priority-detecting circuit for detecting the sequential priority positions of signals demanding the priority use of the common bus which are stored in said bus rank memory, wherein the plural data processors are supplied with a control signal instructing the use of the common bus or a waiting position for said use according to the sequential priority positions of the common bus use-demanding signals which have been detected by said priority-detecting circuit.

Inventors

  • 👤 Seigo Suzuki
  • 👤 Seiji Eguchi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 18:59
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/18

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 236 words
A data transfer control system for controlling the priority use of a common bus connected to and shared by a plurality of data processors having a priority order that can be changed comprising bus rank memory means, means for transferring to said bus rank memory means priority codes sent from said plurality of data processors, detection means connected to said bus rank memory means to detect the order of priority levels of said priority codes and generate an output priority signal indicative of the priority order of said data processors, means in each data processor for generating common bus request signals, and common bus control means connected to said detection means and said plurality of data processors to receive the common bus request signals generated by the data processors, to select in response to the output priority signal from said detection means the data processor supplying a common bus request signal having the highest priority and to supply a permit signal to the selected data processor, thereby permitting exclusive use of the common bus by said selected data processor, said bus control means including means for stopping data transfer by a first data processor having exclusive use of the common bus and for permitting a second data processor to exclusively use the common bus when the second data processor produces a common bus request signal and has a higher priority order than the first data processor.
Claim 2
Dependent Claim 236 words
A data transfer control system for controlling the priority use of a common bus connected to and shared by a plurality of data processors having a priority order that can be changed comprising bus rank memory means, means for transferring to said bus rank memory means priority codes sent from said plurality of data processors, detection means connected to said bus rank memory means to detect the order of priority levels of said priority codes and generate an output priority signal indicative of the priority order of said data processors, means in each data processor for generating common bus request signals, and common bus control means connected to said detection means and said plurality of data processors to receive the common bus request signals generated by the data processors, to select in response to the output priority signal from said detection means the data processor supplying a common bus request signal having the highest priority and to supply a permit signal to the selected data processor, thereby permitting exclusive use of the common bus by said selected data processor, said bus control means including means for stopping data transfer by a first data processor having exclusive use of the common bus and for permitting a second data processor to exclusively use the common bus when the second data processor produces a common bus request signal and has a higher priority order than the first data processor.
Claim 3
Dependent Claim 77 words
A data transfer control system according to claim 1 wherein said bus rank memory means includes a rewrite memory means having an address part addressed to each respective data processor and each data processor includes means for applying a priority code designated by said data processor having a changed priority level to a predetermined address of said bus rank memory means whereby the priority level of said priority codes in said bus rank memory means is rearranged.

References Cited (Backward Citations)

US3445822A Cited
US3593300A Cited
US3711835A Cited
US3648253A Cited
US3813648A Cited
US3710351A Cited
US3820079A Cited
US4040028A Cited
US3959775A Cited
US3964054A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-04-23 1982-10-23 1983-04-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-04-23 1986-10-23 1987-04-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-04-23 1990-10-23 1991-04-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag