Patent US3829852A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3829852A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog-to-digital converter

Assignee: Saab Bofors AB
•
Filing: 1972-05-03
•
Granted: 1974-08-13
•
Expires: 1992-05-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An analog-to-digital converter comprising: AN INTEGRATING CIRCUIT PRODUCING AN OUTPUT SIGNAL; A COUNTER FOR PRODUCING A DIGITAL REPRESENTATION; FIRST MEANS FOR CONTROLLING THE COUNTER AND THE INTEGRATING CIRCUIT TO PERFORM A CONVERSION CYCLE WHEREIN FOR A PERIOD OF PREDETERMINED LENGTH, STARTING WHEN THE OUTPUT SIGNAL REACHES A PREDETERMINED LEVEL DIFFERENT FROM ITS LEVEL AT THE START OF THE CONVERSION CYCLE, THE INTEGRATING CIRCUIT INTEGRATES AN ANALOG SIGNAL AND THEREAFTER INTEGRATES A REFERENCE SIGNAL OF OPPOSITE POLARITY TO THE ANALOG SIGNAL, AND THE COUNTER IS CONTROLLED TO PRODUCE A DIGITAL REPRESENTATION OF THE ANALOG SIGNAL IN TERMS OF THE REFERENCE SIGNAL; SECOND MEANS FOR CONTROLLING THE INTEGRATING CIRCUIT TO INTEGRATE AN AUXILIARY SIGNAL OF THE SAME POLARITY AS THAT OF THE ANALOG SIGNAL FOR AT LEAST PART OF THE TIME FROM THE START OF THE CONVERSION CYCLE UNTIL THE OUTPUT SIGNAL OF THE INTEGRATING CIRCUIT REACHES THE PREDETERMINED LEVEL.

Inventors

  • 👤 P Nilsson
  • 👤 B Sjogren

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 22:17
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/50; H03M1/52

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 181 words
An analog-to-digital converter comprising: an integrating circuit, a clock pulse course, a counter, a reference signal source having a polarity opposite that of the analog signal, an auxiliary voltage source having the same polarity as that of the analog signal, first means effective upon the initiation of a conversion cycle to connect at least said auxiliary voltage source as an input to said integrating circuit until the output of the integrating circuit reaches a predetermined amplitude, said first means controlling said integrating circuit to integrate the analog signal for a predetermined time interval starting with the attainment by said integrating circuit of said predetermined amplitude, additional means for controlling said integrating circuit to integrate said reference signal for a second variable time interval beginning at the end of said predetermined time interval and until its output attains said predetermined amplitude, and means for controlling said counter to count said clock pulses throughout at least said second time interval whereby the count registered in said counter is a function of the amplitude of said analog signal in terms of said reference signal.
Claim 2
Dependent Claim 181 words
An analog-to-digital converter comprising: an integrating circuit, a clock pulse course, a counter, a reference signal source having a polarity opposite that of the analog signal, an auxiliary voltage source having the same polarity as that of the analog signal, first means effective upon the initiation of a conversion cycle to connect at least said auxiliary voltage source as an input to said integrating circuit until the output of the integrating circuit reaches a predetermined amplitude, said first means controlling said integrating circuit to integrate the analog signal for a predetermined time interval starting with the attainment by said integrating circuit of said predetermined amplitude, additional means for controlling said integrating circuit to integrate said reference signal for a second variable time interval beginning at the end of said predetermined time interval and until its output attains said predetermined amplitude, and means for controlling said counter to count said clock pulses throughout at least said second time interval whereby the count registered in said counter is a function of the amplitude of said analog signal in terms of said reference signal.
Claim 3
Dependent Claim 48 words
A converter according to claim 1 wherein said first means causes the integrating circuit to integrate both the analog signal and the auxiliary signal from the start of the conversion cycle until said first means causes the output signal of the integrating circuit to reach said predetermined level.
Claim 4
Dependent Claim 91 words
The converter of claim 1 wherein said first means further includes a comparator for permitting the application of pulses from said clock pulse source to said counter only throughout the time that said integrating circuit has an output at least equalling said predetermined amplitude, said counter controlling said first means to apply said analog signal to said integrating circuit only until said counter has reached a predetermined count at which time said counter controls said additional means to apply only said reference signal to said integrating circuit for said second interval.
Claim 5
Dependent Claim 19 words
The converter of claim 3 wherein said predetermined count of said counter is the maximum count of said counter.
Claim 6
Dependent Claim 49 words
The converter of claim 1 wherein said first means further includes comparator means distinctively responsive to the attainment by the output of said integrating circuit of said predetermined amplitude, and means controlled by said comparator means for disconnecting said auxiliary voltage source from the input of said integrating circuit.
Claim 7
Dependent Claim 63 words
The converter of claim 5 including sequence generating means, bistable circuit means being set by said sequence generating means at the start of a conversion cycle, said comparator when rendered distinctively responsive resetting said bistable circuit means, said controlled means being governed by said bistable circuit means only when in its set condition to apply said auxiliary voltage source to said iNtegrating circuit.

References Cited (Backward Citations)

US2824285A Cited
US3316547A Cited
US3458809A Cited
US3462758A Cited
US3500384A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-08-12 1978-02-11 1978-08-13 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-08-12 1982-02-11 1982-08-13 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-08-12 1986-02-11 1986-08-13 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag