← Back to Patent Explorer
US3316547A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrating analog-to-digital converter

Assignee: Fairchild Semiconductor Corp
•
Filing: 1964-07-15
•
Granted: 1967-04-25
•
Expires: 1984-07-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Stephan K Ammann

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 22:19
CPC Classifications
H; H03; H03M; H03M1/00; G; G06; G06J; G06J1/00; H03M1/06; H03M1/08

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 279 words
AN INTEGRATING ANALOG-TO-DIGITAL CONVERTER COMPRISING PULSE GENERATING MEANS FOR GENERATING A SERIES OF PULSES HAVING EQUAL TIME SEPARATION, PULSE COUNTER MEANS FOR PRODUCING A DIGITAL OUTPUT REPRESENTATIVE OF A NUMBER OF PULSES APPLIED TO ITS INPUT, INTEGRATING MEANS FOR GENERATING AN OUTPUT SIGNAL PROPORTIONAL TO THE TIME INTEGRAL OF AN INPUT SIGNAL APPLIED THERETO, MEANS FOR APPLYING A FIRST INPUT SIGNAL TO SAID INTEGRATING MEANS TO PRODUCE A FIRST INTEGRATED OUTPUT SIGNAL, MEANS RESPONSIVELY COUPLED TO SAID INTEGRATING MEANS FOR INITIATING TRANSMISSION OF PULSES FROM SAID PULSE GENERATING MEANS TO THE INPUT OF SAID COUNTER MEANS WHEN SAID FIRST INTEGRATED OUTPUT SIGNAL HAS A FIRST LEVEL, SAID COUNTER MEANS BEING DRIVEN FROM A PREDETERMINED STARTING COUNT TO A FULL SCALE COUNT IN A FIRST TIME INTERVAL BEGINNING AT THE TIME SAID FIRST INTEGRATED OUTPUT SIGNAL IS AT SAID FIRST LEVEL, SAID FIRST INTEGRATING OUTPUT SIGNAL VARYING FROM SAID FIRST LEVEL TO A SECOND LEVEL DURING SAID FIRST TIME INTERVAL, MEANS FOR APPLYING A SECOND INPUT SIGNAL TO SAID INTEGRATING MEANS WITH A POLARITY OPPOSITE TO SAID FIRST INPUT SIGNAL AND AT A TIME CORRESPONDING TO THE TERMINATION OF SAID FIRST TIME INTERVAL, SAID INTEGRATING MEANS PRODUCING A SECOND INTEGRATED OUTPUT SIGNAL IN RESPONSE TO SAID SECOND INPUT SIGNAL VARYING FROM SAID SECOND LEVEL TO SAID FIRST LEVEL DURING A SECOND TIME INTERVAL IMMEDIATELY FOLLOWING SAID FIRST TIME INTERVAL, AND MEANS RESPONSIVELY COUPLED TO SAID INTEGRATING MEANS FOR TERMINATING TRANSMISSION OF PULSES FROM SAID PULSE GENERATING MEANS TO SAID COUNTER MEANS AT THE TERMINATION OF SAID SECOND TIME INTERVAL, WHEREBY THE DIGITAL OUTPUT OF SAID COUNTER REPRESENTATIVE OF THE RATIO OF THE INTEGRALS OF SAID FIRST AND SECOND INPUT SIGNALS.
Claim 2
Dependent Claim 279 words
AN INTEGRATING ANALOG-TO-DIGITAL CONVERTER COMPRISING PULSE GENERATING MEANS FOR GENERATING A SERIES OF PULSES HAVING EQUAL TIME SEPARATION, PULSE COUNTER MEANS FOR PRODUCING A DIGITAL OUTPUT REPRESENTATIVE OF A NUMBER OF PULSES APPLIED TO ITS INPUT, INTEGRATING MEANS FOR GENERATING AN OUTPUT SIGNAL PROPORTIONAL TO THE TIME INTEGRAL OF AN INPUT SIGNAL APPLIED THERETO, MEANS FOR APPLYING A FIRST INPUT SIGNAL TO SAID INTEGRATING MEANS TO PRODUCE A FIRST INTEGRATED OUTPUT SIGNAL, MEANS RESPONSIVELY COUPLED TO SAID INTEGRATING MEANS FOR INITIATING TRANSMISSION OF PULSES FROM SAID PULSE GENERATING MEANS TO THE INPUT OF SAID COUNTER MEANS WHEN SAID FIRST INTEGRATED OUTPUT SIGNAL HAS A FIRST LEVEL, SAID COUNTER MEANS BEING DRIVEN FROM A PREDETERMINED STARTING COUNT TO A FULL SCALE COUNT IN A FIRST TIME INTERVAL BEGINNING AT THE TIME SAID FIRST INTEGRATED OUTPUT SIGNAL IS AT SAID FIRST LEVEL, SAID FIRST INTEGRATING OUTPUT SIGNAL VARYING FROM SAID FIRST LEVEL TO A SECOND LEVEL DURING SAID FIRST TIME INTERVAL, MEANS FOR APPLYING A SECOND INPUT SIGNAL TO SAID INTEGRATING MEANS WITH A POLARITY OPPOSITE TO SAID FIRST INPUT SIGNAL AND AT A TIME CORRESPONDING TO THE TERMINATION OF SAID FIRST TIME INTERVAL, SAID INTEGRATING MEANS PRODUCING A SECOND INTEGRATED OUTPUT SIGNAL IN RESPONSE TO SAID SECOND INPUT SIGNAL VARYING FROM SAID SECOND LEVEL TO SAID FIRST LEVEL DURING A SECOND TIME INTERVAL IMMEDIATELY FOLLOWING SAID FIRST TIME INTERVAL, AND MEANS RESPONSIVELY COUPLED TO SAID INTEGRATING MEANS FOR TERMINATING TRANSMISSION OF PULSES FROM SAID PULSE GENERATING MEANS TO SAID COUNTER MEANS AT THE TERMINATION OF SAID SECOND TIME INTERVAL, WHEREBY THE DIGITAL OUTPUT OF SAID COUNTER REPRESENTATIVE OF THE RATIO OF THE INTEGRALS OF SAID FIRST AND SECOND INPUT SIGNALS.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-04-24 1970-10-24 1971-04-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-04-24 1974-10-24 1975-04-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-04-24 1978-10-24 1979-04-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag