Patent US4593155A successfully refreshed from Google Patents.
Patent US3252010A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3252010A Expired / Lapsed US ⏱️ 0.0 years remaining

Scr control circuit gated by unijunction transistor relaxation oscillator with capacitive linearization

Assignee: Honeywell Inc
•
Filing: 1964-03-16
•
Granted: 1966-05-17
•
Expires: 1984-03-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Edward W Buttenhoff

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 19:50
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/12; G05F1/40; G05F1/44; G05F1/45; G05F1/455; G05D; G05D23/00; G05D23/19; G05D23/1906; G05D23/20; G05D23/24; Y; Y10; Y10S; Y10S315/00; Y10S315/03

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 230 words
A CONTROL CURCUIT FOR USE IN ENERGIZING A LOAD FROM A SOURCE OF A.C. VOLTAGE, COMPRISING; A CONTROLLED RECTIFIER HAVING INPUT ELECTRODES AND HAVING OUTPUT ELECTRODES ADAPTED TO BE CONNECTED IN SERIES CIRCUIT THROUGH THE LOAD TO THE SOURCE OF A.C. VOLTAGE, A UNIJUNCTION TRANSISTOR HAVING INPUT ELECTRODES AND OUTPUT ELECTRODES. CIRCUIT MEANS CONNECTING THE OUTPUT ELECTRODES OF SAID TRANSISTOR IN CONTROLLING RELATION TO THE INPUT ELECTRODES OF SAID RECTIFIER TO FIRE SAID RECTIFIER UPON FIRING OF SAID TRANSISTOR, AND CONNECTING THE OUTPUT ELECTRODES OF SAID TRANSISTOR IN PARALLEL WITH THE OUTPUT ELECTRODES OF SAID RECTIFIER, A FIRST CAPACITOR CONNECTED TO THE INPUT ELECTRODES OF SAID TRANSISTOR, VARIABLE RESISTANCE MEANS CONNECTED IN PARALLEL WITH THE OUTPUT ELECTRODES OF SAID RECTIFIER AND CONNECTED TO SAID FIRST CAPACITOR TO CHARGE THE SAME DURING TIME PERIODS IN WHICH SAID RECTIFIER IS NONCONDUCTIVE AND AT A RATE DETERMINED BY THE MAGNITUDE OF SAID RESISTANCE MEANS, THE CHARGE ON SAID FIRST CAPACITOR TENDING TO FIRE SAID TRANSISTOR, AND SAID FIRST CAPACITOR BEING DISCHARGED UPON FIRING OF SAID TRANSISTOR, AND A FURTHER CAPACITOR CONNECTED TO SAID RESISTANCE MEANS AND TO THE INPUT ELECTRODES OF SAID TRANSISTOR TO BE CHARGED DURING PERIODS IN WHICH SAID RECTIFIER IS NONCONDUCTIVE, TO NOT FULLY DISCHARGE UPON FIRING OF SAID TRANSISTOR, AND TO APPLY A VOLTAGE TO THE INPUT ELECTRODES OF SAID TRANSISTOR IN A MANNER TENDING TO FIRE SAID TRANSISTOR.
Claim 2
Dependent Claim 230 words
A CONTROL CURCUIT FOR USE IN ENERGIZING A LOAD FROM A SOURCE OF A.C. VOLTAGE, COMPRISING; A CONTROLLED RECTIFIER HAVING INPUT ELECTRODES AND HAVING OUTPUT ELECTRODES ADAPTED TO BE CONNECTED IN SERIES CIRCUIT THROUGH THE LOAD TO THE SOURCE OF A.C. VOLTAGE, A UNIJUNCTION TRANSISTOR HAVING INPUT ELECTRODES AND OUTPUT ELECTRODES. CIRCUIT MEANS CONNECTING THE OUTPUT ELECTRODES OF SAID TRANSISTOR IN CONTROLLING RELATION TO THE INPUT ELECTRODES OF SAID RECTIFIER TO FIRE SAID RECTIFIER UPON FIRING OF SAID TRANSISTOR, AND CONNECTING THE OUTPUT ELECTRODES OF SAID TRANSISTOR IN PARALLEL WITH THE OUTPUT ELECTRODES OF SAID RECTIFIER, A FIRST CAPACITOR CONNECTED TO THE INPUT ELECTRODES OF SAID TRANSISTOR, VARIABLE RESISTANCE MEANS CONNECTED IN PARALLEL WITH THE OUTPUT ELECTRODES OF SAID RECTIFIER AND CONNECTED TO SAID FIRST CAPACITOR TO CHARGE THE SAME DURING TIME PERIODS IN WHICH SAID RECTIFIER IS NONCONDUCTIVE AND AT A RATE DETERMINED BY THE MAGNITUDE OF SAID RESISTANCE MEANS, THE CHARGE ON SAID FIRST CAPACITOR TENDING TO FIRE SAID TRANSISTOR, AND SAID FIRST CAPACITOR BEING DISCHARGED UPON FIRING OF SAID TRANSISTOR, AND A FURTHER CAPACITOR CONNECTED TO SAID RESISTANCE MEANS AND TO THE INPUT ELECTRODES OF SAID TRANSISTOR TO BE CHARGED DURING PERIODS IN WHICH SAID RECTIFIER IS NONCONDUCTIVE, TO NOT FULLY DISCHARGE UPON FIRING OF SAID TRANSISTOR, AND TO APPLY A VOLTAGE TO THE INPUT ELECTRODES OF SAID TRANSISTOR IN A MANNER TENDING TO FIRE SAID TRANSISTOR.

References Cited (Backward Citations)

US3189751A Cited
US3201597A Cited
US3146392A Cited
US3131545A Cited
US3111008A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1969-05-16 1969-11-15 1970-05-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1973-05-16 1973-11-15 1974-05-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1977-05-16 1977-11-15 1978-05-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag