Patent US5715408A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5715408A Expired / Lapsed US ⏱️ 0.0 years remaining

Interconnect termination for high speed circuits

Assignee: Cadence Design Systems Inc
•
Filing: 1996-04-19
•
Granted: 1998-02-03
•
Expires: 2016-04-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A termination synthesis technique that automatically derives an optimum termination scheme for interconnects in electronic circuits. The termination synthesis technique uses an adaptive partitioning approach to divide a large circuit into separate clusters that can be independently terminated. The technique can thus automatically derive the optimum termination type and location for large and complex circuits.

Inventors

  • 👤 Kumar Chidhambarakirshnan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 02:37
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 69 words
A method for deriving a termination scheme for one or more interconnects in an electronic circuit, comprising the machine executed steps of: (A) examining circuit performance to determine whether termination is required; (B) determining a termination type and value; (C) deriving an optimum location for the termination; (D) inserting the termination and verifying effect of termination; and (E) repeating steps (A) through (D) until circuit termination requirements are met.
Claim 2
Independent Claim 69 words
A method for deriving a termination scheme for one or more interconnects in an electronic circuit, comprising the machine executed steps of: (A) examining circuit performance to determine whether termination is required; (B) determining a termination type and value; (C) deriving an optimum location for the termination; (D) inserting the termination and verifying effect of termination; and (E) repeating steps (A) through (D) until circuit termination requirements are met.
Claim 3
Dependent Claim 35 words
The method of claim 1 wherein the step of determining a termination type and value comprises a step of deriving circuit electrical characteristics including driver types and slew rates, and interconnect load impedances and delays.
Claim 4
Dependent Claim 30 words
The method of claim 1 wherein the step of deriving an optimum location for the termination comprises a step of adaptive partitioning of the circuit into clusters of load circuits.
Claim 5
Dependent Claim 66 words
The method of claim 3 wherein the step of adaptive partitioning comprises the steps of: (F) measuring a slew rate of a driver element in the circuit; (G) computing a cluster delay parameter based on the measured slew rate of the driver element; (H) defining a cluster as a group of load circuit elements that exhibit a collective delay substantially equal to the cluster delay parameter.
Claim 6
Dependent Claim 107 words
The method of claim 4 wherein the step of defining a cluster further comprises the steps of: (I) generating a delay ordered list of terminus nodes of the circuit with a farthest node being first in the list; (J) starting from the farthest node; (K) forming a cluster by adding nearest circuit component; (L) measuring a delay through the cluster; (M) repeating steps (K) through (L) until the delay through the cluster substantially equals the cluster delay parameter; (N) ending clustering if no other terminus nodes exist, otherwise; (O) moving to a next terminus node on the list and repeating steps (K) through (N) for another cluster.
Claim 7
Independent Claim 95 words
A method of deriving an optimum location to install a termination element in an electronic circuit, comprising the machine executed steps of: (A) measuring a switching speed of a driver element in the circuit; (B) defining a clustering delay parameter as a fraction of the measured switching speed; (C) partitioning the circuit into one or more clusters of load circuits, with each cluster defined by a group of circuit elements that exhibit a collective delay substantially equal to the clustering delay parameter; and (D) installing the termination element at a first terminal of a cluster.
Claim 8
Independent Claim 95 words
A method of deriving an optimum location to install a termination element in an electronic circuit, comprising the machine executed steps of: (A) measuring a switching speed of a driver element in the circuit; (B) defining a clustering delay parameter as a fraction of the measured switching speed; (C) partitioning the circuit into one or more clusters of load circuits, with each cluster defined by a group of circuit elements that exhibit a collective delay substantially equal to the clustering delay parameter; and (D) installing the termination element at a first terminal of a cluster.
Claim 9
Dependent Claim 115 words
The method of claim 6 wherein the step of partitioning the circuit into one or more clusters of load circuit, further comprises the steps of: (E) generating a delay ordered list of terminus nodes of the circuit with a farthest node being first in the list; (F) starting from the farthest node; (J) forming a cluster by adding nearest circuit component; (K) measuring a delay through the cluster; (L) repeating steps (J) through (K) until the delay through the cluster substantially equals the cluster delay parameter; (M) ending clustering if no other terminus nodes exist, otherwise; (N) moving to a next terminus node on the list and repeating steps (J) through (M) for another cluster.
Claim 10
Dependent Claim 90 words
A computer program product having a computer usable medium including a computer readable code embodied therein for deriving an optimized termination scheme for interconnects in an electronic circuit, said computer program product comprising: computer readable program code devices configured to examine the circuit to determine if termination is required; computer readable program code devices configured to determine termination type and value; computer readable program code devices configured to derive an optimum location for the termination; computer readable program code devices configured to insert the termination and verify effect of termination.
Claim 11
Dependent Claim 90 words
A computer program product having a computer usable medium including a computer readable code embodied therein for deriving an optimized termination scheme for interconnects in an electronic circuit, said computer program product comprising: computer readable program code devices configured to examine the circuit to determine if termination is required; computer readable program code devices configured to determine termination type and value; computer readable program code devices configured to derive an optimum location for the termination; computer readable program code devices configured to insert the termination and verify effect of termination.
Claim 12
Dependent Claim 41 words
The computer program product of claim 8 wherein the computer readable program code devices configured to derive an optimum location for the termination further comprise computer readable program code devices configured to adaptively partition the circuit into clusters of load circuits.
Claim 13
Dependent Claim 96 words
The computer program product of claim 9 wherein the computer readable program code devices configured to adaptively partition the circuit into clusters of load circuits further comprise: computer readable program code devices configured to measure a slew rate of a driver element in the circuit; computer readable program code devices configured to compute a cluster delay parameter based on the measured slew rate of the driver element; computer readable program code devices configured to define a cluster as a group of load circuit elements that exhibit a collective delay substantially equal to the cluster delay parameter.
Claim 14
Dependent Claim 117 words
The computer program product of claim 10 wherein the computer readable program code devices configured to define a cluster further comprise: computer readable program code devices configured to generate a delay ordered list of terminus nodes of the circuit with a farthest node being first in the list; computer readable program code devices configured to start from the farthest node; computer readable program code devices configured to form a cluster by adding nearest circuit component; computer readable program code devices configured to measure a delay through the cluster; and computer readable program code devices configured to repeating end clustering when the delay through the cluster substantially equals the cluster delay parameter, and no other terminus nodes exist.

References Cited (Backward Citations)

US5031111A Cited
US5031111C1 Cited
US5572437A Cited
US5610833A Cited
US5422317A Cited
US5617326A Cited
US5430400A Cited
US5402485A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-02-02 2001-08-04 2002-02-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-02-02 2005-08-04 2006-02-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-02-02 2009-08-04 2010-02-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag