US5632038A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Secondary cache system for portable computer
Assignee: Dell USA LP
•
Filing: 1994-02-22
•
Granted: 1997-05-20
•
Expires: 2014-02-22
Abstract
Abstract A secondary cache memory system is disclosed for use in a portable computer that increases system performance while also conserving battery life. The secondary cache includes a cache controller for controlling the transfer to and from a cache memory, comprised of fast SRAM circuits. The cache controller includes a control and status register with at least three status bits to control power to the cache, and to insure that the data stored in the cache memory is coherent with system memory. A control and power management logic checks the contents of the control and status register, and monitors the activity level of the processor. When the processor is determined to be inactive, the control and power management logic turns off the cache by changing the state of a bit in the control and status register. Before doing so, however, the control and power management logic checks the status of a second bit in the control register to determine if some or all of the contents of the cache need to be flushed to system memory. During power up, the control and power management logic checks another status bit in the control register to determine if the contents of the cache is invalid, and if so, clears the cache.
Inventors
- 👤 Samuel Fuller
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 16:07
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3234; G06F1/325; G06F1/3275; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0804; G06F12/0891; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
126 words
A power management system for a portable computer, the power management system comprising: a system memory for storing and accessing dam; a processor that accesses data from the system memory and which transmits data to the system memory for storage; a cache electrically connected to said processor and to said system memory for expediting the transfer of data between the processor and the system memory; said cache including a cache controller and a cache memory; wherein the cache controller includes a control register with a bit that is variable between a first and a second value and the value of the bit determines whether power is applied to the cache memory; and control logic electrically connected to said cache for selectively providing power to said cache.
Claim 2
Dependent Claim
126 words
A power management system for a portable computer, the power management system comprising: a system memory for storing and accessing dam; a processor that accesses data from the system memory and which transmits data to the system memory for storage; a cache electrically connected to said processor and to said system memory for expediting the transfer of data between the processor and the system memory; said cache including a cache controller and a cache memory; wherein the cache controller includes a control register with a bit that is variable between a first and a second value and the value of the bit determines whether power is applied to the cache memory; and control logic electrically connected to said cache for selectively providing power to said cache.
Claim 3
Dependent Claim
19 words
A system, as in claim 1, wherein the control logic turns off the cache when the processor is inactive.
Claim 4
Dependent Claim
19 words
A system as in claim 1, wherein the control logic turns on the cache when the processor is active.
Claim 5
Dependent Claim
22 words
A system as in claim 1, wherein the control logic turns on and turns off the cache by changing the bit value.
Claim 6
Dependent Claim
40 words
A system as in claim 4, wherein said cache memory implements a write back design, and said control register includes a second bit that indicates whether the data in the cache memory has been written back to said system memory.
Claim 7
Dependent Claim
50 words
A system as in claim 5, wherein the control logic, prior to turning off power to the cache memory, flushes the data stored in the cache memory to the system memory when the second bit indicates that data in the cache has not been written back to the system memory.
Claim 8
Dependent Claim
24 words
A system as in claim 5, wherein the control register includes a third bit that identifies whether data in the cache memory is valid.
Claim 9
Dependent Claim
26 words
A system as in claim 7, wherein the control logic clears invalid data in the cache when the third bit indicates that invalid data is present.
Claim 10
Dependent Claim
99 words
A power management system for a portable computer, wherein the portable computer includes a microprocessor with a central processor and an internal cache memory, the power management system comprising: a secondary cache memory in said portable computer that is electrically connected to said processor for reducing the number of wait states encountered by the central processor; control logic electrically connected to said central processing unit and to said secondary cache memory; wherein said control logic monitors the activity of said central processor and turns off said secondary cache memory when the processor is inactive, while the processor remains operational.
Claim 11
Dependent Claim
99 words
A power management system for a portable computer, wherein the portable computer includes a microprocessor with a central processor and an internal cache memory, the power management system comprising: a secondary cache memory in said portable computer that is electrically connected to said processor for reducing the number of wait states encountered by the central processor; control logic electrically connected to said central processing unit and to said secondary cache memory; wherein said control logic monitors the activity of said central processor and turns off said secondary cache memory when the processor is inactive, while the processor remains operational.
Claim 12
Dependent Claim
21 words
A system as in claim 9, wherein the control logic turns on the secondary cache memory when the processor becomes active.
Claim 13
Dependent Claim
28 words
A system as in claim 10, wherein said secondary cache memory includes a control register with a bit that indicates whether the secondary cache includes write back lines.
Claim 14
Dependent Claim
27 words
A system as in claim 11, wherein the control logic checks the bit and flushes the secondary cache memory prior to turning off the secondary cache memory.
Claim 15
Dependent Claim
113 words
A power management system for a portable computer, wherein the portable computer includes a microprocessor with a central processor and an internal cache memory, the power management system comprising: a secondary cache memory in said portable computer that is electrically connected to said processor for reducing the number of wait states encountered by the central processor; control logic electrically connected to said central processing unit and to said secondary cache memory, wherein said control logic monitors the activity of said central processor and turns off said secondary cache memory when the processor is inactive, and wherein the control logic turns on the secondary cache memory when the number of wait states become excessive.
Claim 16
Dependent Claim
113 words
A power management system for a portable computer, wherein the portable computer includes a microprocessor with a central processor and an internal cache memory, the power management system comprising: a secondary cache memory in said portable computer that is electrically connected to said processor for reducing the number of wait states encountered by the central processor; control logic electrically connected to said central processing unit and to said secondary cache memory, wherein said control logic monitors the activity of said central processor and turns off said secondary cache memory when the processor is inactive, and wherein the control logic turns on the secondary cache memory when the number of wait states become excessive.
Claim 17
Independent Claim
174 words
A system for conserving power in a portable computer, said portable computer including a processor and conventional memory, the system comprising: a cache for expediting the transfer of data between the processor and the conventional memory, said cache including: a cache controller with a control register that includes a first bit, a second bit and a third bit, each of said bits having two states; and a cache memory comprised of SRAM circuits with a cache directory for storing addresses and a memory buffer with lines for storing data; a control and power management logic connected to said cache controller, wherein said control and power management logic: changes the state of the first bit to control power to the cache memory; checks the state of the second bit to determine if lines in the cache memory must be flushed to conventional memory prior to turning off power to the cache; and checks the state of the third bit to determine if data in said cache memory is valid after said cache is turned on.
Claim 18
Independent Claim
174 words
A system for conserving power in a portable computer, said portable computer including a processor and conventional memory, the system comprising: a cache for expediting the transfer of data between the processor and the conventional memory, said cache including: a cache controller with a control register that includes a first bit, a second bit and a third bit, each of said bits having two states; and a cache memory comprised of SRAM circuits with a cache directory for storing addresses and a memory buffer with lines for storing data; a control and power management logic connected to said cache controller, wherein said control and power management logic: changes the state of the first bit to control power to the cache memory; checks the state of the second bit to determine if lines in the cache memory must be flushed to conventional memory prior to turning off power to the cache; and checks the state of the third bit to determine if data in said cache memory is valid after said cache is turned on.
Claim 19
Independent Claim
67 words
A method for conserving power in a portable computer that includes a processor, a system memory and a secondary cache memory, comprising the steps of: (a) turning on the secondary cache memory while maintaining the processor in an operational state; (b) determining if the processor is inactive; (c) turning off the secondary cache memory if the processor is inactive; and (d) determining if the processor is active.
Claim 20
Independent Claim
67 words
A method for conserving power in a portable computer that includes a processor, a system memory and a secondary cache memory, comprising the steps of: (a) turning on the secondary cache memory while maintaining the processor in an operational state; (b) determining if the processor is inactive; (c) turning off the secondary cache memory if the processor is inactive; and (d) determining if the processor is active.
Claim 21
Dependent Claim
35 words
A method as in claim 15, further comprising the steps of: (a)(1) determining if data in the secondary cache memory is valid; and (a)(2) clearing the data from the secondary cache memory that is invalid.
Claim 22
Dependent Claim
26 words
A method as in claim 16, wherein step (a)(1) includes checking a status bit to determine if the data in the secondary cache memory is valid.
Claim 23
Independent Claim
72 words
A method for conserving power in a portable computer that includes a processor, a system memory and a cache memory, comprising the steps of: (a) turning on the cache memory by changing the state of a control bit; (b) determining if the processor is inactive; (c) turning off the cache memory by changing the state of the control bit if the processor is inactive; and (d) determining if the processor is active.
Claim 24
Independent Claim
72 words
A method for conserving power in a portable computer that includes a processor, a system memory and a cache memory, comprising the steps of: (a) turning on the cache memory by changing the state of a control bit; (b) determining if the processor is inactive; (c) turning off the cache memory by changing the state of the control bit if the processor is inactive; and (d) determining if the processor is active.
Claim 25
Dependent Claim
32 words
A method as in claim 18, wherein step (c) includes the step of checking a status bit to determine whether the cache memory is a write back design that includes dirty lines.
Claim 26
Dependent Claim
16 words
A method as in claim 19, wherein the dirty lines are flushed to the system memory.
References Cited (Backward Citations)
US4980836A
Cited
US5457801A
Cited
US5155824A
Cited
US5167024A
Cited
US5396635A
Cited
US5341493A
Cited
US5193163A
Cited
US5204963A
Cited
US5239652A
Cited
US5481731A
Cited
US5367697A
Cited
US5428761A
Cited
US5432947A
Cited
US5404543A
Cited
US5339445A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-05-19 | 2000-11-18 | 2001-05-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-05-19 | 2004-11-18 | 2005-05-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-05-19 | 2008-11-18 | 2009-05-20 | $7700.00 | Window Closed / Lapsed |