Abstract A semiconductor memory device improves the power source margin without having an extended chip area. The semiconductor memory device of the present invention has a plurality of divided word lines, each having a plurality of drivers for supplying an electric current. The semiconductor memory device includes a boosting circuit for boosting and then supplying an external voltage to the plurality of drivers, and a voltage detection circuit for outputting detection signals which show the results of a comparison made between outputs of the boosting circuit and a reference voltage. The boosting circuit is structured so as to boost the external voltage according to the results of the comparison shown by the detection signals.
Inventors
👤 Shigeo Chishiki
Bibliographic Details
Application Number—
JurisdictionUS
Data Sourcegoogle_patents
Last Synchronized2026-10-23 08:44
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/08; G11C8/10
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
103 words
A semiconductor memory device having a plurality of divided word lines, and a plurality of decoders and a plurality of drivers provided in each of said divided word lines for supplying an electric current, comprising: boosting means for boosting and then supplying an external voltage to said plurality of decoders and to said plurality of drivers; and a voltage detection circuit for outputting detection signals which show the results of a comparison made between outputs of said boosting means and a reference voltage; wherein, said boosting means boosts said external voltage according to said results of said comparison shown by said detection signals.
Claim 2
Dependent Claim
103 words
A semiconductor memory device having a plurality of divided word lines, and a plurality of decoders and a plurality of drivers provided in each of said divided word lines for supplying an electric current, comprising: boosting means for boosting and then supplying an external voltage to said plurality of decoders and to said plurality of drivers; and a voltage detection circuit for outputting detection signals which show the results of a comparison made between outputs of said boosting means and a reference voltage; wherein, said boosting means boosts said external voltage according to said results of said comparison shown by said detection signals.
Claim 3
Dependent Claim
25 words
A semiconductor memory device according to claim 1, comprising a reference-voltage-generation-circuit for generating said reference voltage to be used for said comparison in said voltage-detection-circuit.
Claim 4
Dependent Claim
22 words
A semiconductor memory device according to claim 1, comprising a reference-voltage-input-terminal for receiving an input which is used as said reference voltage.
Claim 5
Dependent Claim
29 words
A semiconductor memory device according to claim 1, wherein said boosting means is comprised of a plurality of transistors, each of said plurality of transistors being an N-channel transistor.
Claim 6
Dependent Claim
32 words
A semiconductor memory device according to claim 1, wherein each of said plurality of drivers is comprised of a plurality of transistors, each of said plurality of transistors being an N-channel transistor.