US5285453A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Test pattern generator for testing embedded arrays
Assignee: International Business Machines Corp
•
Filing: 1990-12-28
•
Granted: 1994-02-08
•
Expires: 2010-12-28
Abstract
Abstract An Algorithmic Test Pattern Generator (APG) of sufficient simplicity to be replicated at every pin of a tester. This APG is comprised of two counters and various controls capable of manipulating the counters and generating output data which is based on command and counter status. The circuit is capable of testing VLSI logic and analog circuitry, and is specifically well suited to test embedded arrays that can only be accessed through LSSD shift register chains.
Inventors
- 👤 Algirdas J. Gruodis
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 01:27
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/31917; G01R31/31919; G01R31/31921; G01R31/31813; G01R31/31903; G01R31/31908
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
110 words
A test pattern generator for testing embedded arrays in a device-under-test (DUT) designed in accord with level-sensitive-scan-design (LSSD) rules comprising: a command storage circuit for generating binary test patterns and control signals related thereto; at least two independent counters for operating in one of a plurality of functional states in response to said binary test patterns and producing data signals indicative thereof; an output data circuit for producing output data in response to said data signals from said at least two counters and said control signals; and selection circuitry for selecting said output data in a predetermined sequence corresponding to the LSSD of the embedded arrays contained in the DUT.
Claim 2
Dependent Claim
110 words
A test pattern generator for testing embedded arrays in a device-under-test (DUT) designed in accord with level-sensitive-scan-design (LSSD) rules comprising: a command storage circuit for generating binary test patterns and control signals related thereto; at least two independent counters for operating in one of a plurality of functional states in response to said binary test patterns and producing data signals indicative thereof; an output data circuit for producing output data in response to said data signals from said at least two counters and said control signals; and selection circuitry for selecting said output data in a predetermined sequence corresponding to the LSSD of the embedded arrays contained in the DUT.
Claim 3
Dependent Claim
24 words
A test pattern generator as set forth in claim 1 further including means for comparing the data signals from said at least two counters.
Claim 4
Dependent Claim
27 words
A test pattern generator as set forth in claim 1 wherein in one of said functional states one of said counters is incremented starting at any count.
Claim 5
Dependent Claim
28 words
A test pattern generator as set forth in claim 1 wherein in a second of said functional states one of said counters is decremented starting at any count.
Claim 6
Dependent Claim
35 words
A test pattern generator as set forth in claim 1 further including means for transferring the data signals from one of said at least two counters to the other of said at least two counters.
Claim 7
Dependent Claim
50 words
A test pattern generator as set forth in claim 1 wherein a carry bit of one of said two counters is stopped while incrementing the count in said one of said two counters and a borrow bit is stopped while decrementing the count in said one of said two counters.
Claim 8
Dependent Claim
41 words
A test pattern generator as set forth in claim 6 wherein incrementing and decrementing of the count in the other of said at least two counters is controlled by a carry bit in said one of said at least two counters.
References Cited (Backward Citations)
US491723A
Cited
US3781829A
Cited
US3783254A
Cited
US4402081A
Cited
US4639919A
Cited
US4670879A
Cited
US4862460A
Cited
US4807229A
Cited
US4928278A
Cited
US4989209A
Cited
US5127011A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-02-07 | 1997-08-09 | 1998-02-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-02-07 | 2001-08-09 | 2002-02-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-02-07 | 2005-08-09 | 2006-02-08 | $7700.00 | Window Closed / Lapsed |