Patent US2105273A successfully refreshed from Google Patents.
US4977582A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronization of non-continuous digital bit streams
Assignee: Nokia Bell Labs
•
Filing: 1988-03-31
•
Granted: 1990-12-11
•
Expires: 2008-03-31
Abstract
Abstract A high capacity metroplita, area network (MAN) is described. Data traffic from users is connected to data concentrators at the edge of the network, and is transmitted over fiber optic data links to a hub where the data is switched. The hub includes a plurality of data switching modules, each having a control means, and each connected to a distributed control space division switch. Advantageously, the data switching modules, whose inputs are connected to the concentrators, perform all checking and routing functions, while the 1024x1024 maximum size space division switch, whose outputs are connected to the concentrators, provides a large fan-out distribution network for reaching many concentrators from each data switching module. Distributed control of the space division switch permits several million connection and disconnection actions to be performed each second, while the pipelined and parallel operation within the control means permits each of the 256 switching modules to process at least 50,000 transactions per second. The data switching modules chain groups of incoming packets destined for a common outlet of the space division switch so that only one connection in that switch is required for transmitting each group of chained packets from a data switching module to a concentrator. Data streams from different inputs of the space division switch to a concentrator are synchronized to a clock by a circuit that detects the delay between a clock transition and an initial data signal transition and by a circuit for delaying the signal from the space division switch in accordance with the detected delay.
Inventors
- 👤 Robert K. Nichols
- 👤 Bruce R. Zelle
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 12:47
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033; H04L7/0337; H04L7/0338; H04Q; H04Q11/00; H04Q11/04; H04Q11/0407; H04Q11/0414
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
117 words
Apparatus for deriving a non-continuous sequence of digital signal streams, each stream synchronized to a common clock, from a sequence of non-continuous unsynchronized digital signal streams, each unsynchronized stream having an arbitary phase with respect to said clock, without losing information of any pulse of any of said unsynchronized signal streams, comprising: means for detecting time displacement between a time of transition of said clock and an initial time of transition of any of said non-continuous unsynchronized digital signal streams; and means, responsive to said means for detecting, for delaying said any unsynchronized digital signal stream to generate one of said synchronized digital signal streams without losing information of any pulse of said any unsynchronized signal stream.
Claim 2
Dependent Claim
117 words
Apparatus for deriving a non-continuous sequence of digital signal streams, each stream synchronized to a common clock, from a sequence of non-continuous unsynchronized digital signal streams, each unsynchronized stream having an arbitary phase with respect to said clock, without losing information of any pulse of any of said unsynchronized signal streams, comprising: means for detecting time displacement between a time of transition of said clock and an initial time of transition of any of said non-continuous unsynchronized digital signal streams; and means, responsive to said means for detecting, for delaying said any unsynchronized digital signal stream to generate one of said synchronized digital signal streams without losing information of any pulse of said any unsynchronized signal stream.
Claim 3
Dependent Claim
142 words
Apparatus for deriving a digital signal synchronized to a clock from a non-continuous unsynchronized digital signal without losing information of any pulse of said unsynchronized signal, comprising: means for detecting time displacement between a time of transition of said clock and an initial time of transition of said non-continuous unsynchronized digital signal; and means, responsive to said means for detecting, for delaying said unsynchronized digital signal to generate said synchronized digital signal without losing information of any pulse of said unsynchronized signal; wherein said means for detecting comprises: means for generating a series of time displaced signals from said unsynchronized digital signal; and means for detecting at least one of the identities of the last of said series coinciding with a first state of said unsynchronized signal and the first of said series coinciding with a second state of said unsynchronized signal.
Claim 4
Dependent Claim
142 words
Apparatus for deriving a digital signal synchronized to a clock from a non-continuous unsynchronized digital signal without losing information of any pulse of said unsynchronized signal, comprising: means for detecting time displacement between a time of transition of said clock and an initial time of transition of said non-continuous unsynchronized digital signal; and means, responsive to said means for detecting, for delaying said unsynchronized digital signal to generate said synchronized digital signal without losing information of any pulse of said unsynchronized signal; wherein said means for detecting comprises: means for generating a series of time displaced signals from said unsynchronized digital signal; and means for detecting at least one of the identities of the last of said series coinciding with a first state of said unsynchronized signal and the first of said series coinciding with a second state of said unsynchronized signal.
Claim 5
Dependent Claim
41 words
The apparatus of claim 2 wherein said means for delaying comprises means for selecting one of said time displaced signals displaced by a predetermined amount from said one of said identified series of time displaced signals for generating said synchronized signal.
Claim 6
Dependent Claim
258 words
Apparatus for deriving a phase aligned bit stream from an unaligned bit stream, comprising: a reference clock signal to which said unaligned bit stream is to be aligned; an inverse reference clock signal 180 degrees out of phase with said reference clock; a delay line with a plurality of taps connected to said unaligned bit stream; a first group and a second group of latches connected to the tap outputs of said delay line; a selection logic circuit, comprising a group of internal latches whose inputs are gated from outputs of said first group of latches, a priority circuit for detecting a rank of a highest ranking member of said group of internal latches having a logical 1 at its output, and a translator for converting said rank to a binary signal; a clear signal for resetting said internal latches after the completion of said unaligned bit stream, and for gating said first group of latches to said group of internal latches until the first logical 1 appears on said unaligned bit stream; and a selector connected to said second group of latches and to said binary signal from said selection logic for connecting an output of a member of said second group of latches to an output signal representing said phase aligned bit stream; wherein signals from said tapped delay line are gated to members of said first group of latches by said inverse clock signal; and wherein signals from said tapped delay line are gated to said second group of latches by said reference clock signal.
Claim 7
Dependent Claim
258 words
Apparatus for deriving a phase aligned bit stream from an unaligned bit stream, comprising: a reference clock signal to which said unaligned bit stream is to be aligned; an inverse reference clock signal 180 degrees out of phase with said reference clock; a delay line with a plurality of taps connected to said unaligned bit stream; a first group and a second group of latches connected to the tap outputs of said delay line; a selection logic circuit, comprising a group of internal latches whose inputs are gated from outputs of said first group of latches, a priority circuit for detecting a rank of a highest ranking member of said group of internal latches having a logical 1 at its output, and a translator for converting said rank to a binary signal; a clear signal for resetting said internal latches after the completion of said unaligned bit stream, and for gating said first group of latches to said group of internal latches until the first logical 1 appears on said unaligned bit stream; and a selector connected to said second group of latches and to said binary signal from said selection logic for connecting an output of a member of said second group of latches to an output signal representing said phase aligned bit stream; wherein signals from said tapped delay line are gated to members of said first group of latches by said inverse clock signal; and wherein signals from said tapped delay line are gated to said second group of latches by said reference clock signal.
Claim 8
Independent Claim
122 words
A method of synchronizing a non-continuous sequence of unsynchronized digital signal streams to a common clock, each unsynchronized stream having an arbitrary phase with respect to said clock, without losing information of any pulse of any of said unsynchronized non-continuous digital signal streams comprising the steps of: detecting a time displacement between a time of transition of said clock and a time of initial transition of any said unsynchronized digital signal streams, each unsynchronized stream having an arbitrary phase with respect to said clock; and responsive to said time displacement detected in said detecting step, delaying said any unsynchronized digital signal stream by an amount determined by said time displacement without losing information of any pulse of said unsynchronized digital signal stream.
Claim 9
Independent Claim
122 words
A method of synchronizing a non-continuous sequence of unsynchronized digital signal streams to a common clock, each unsynchronized stream having an arbitrary phase with respect to said clock, without losing information of any pulse of any of said unsynchronized non-continuous digital signal streams comprising the steps of: detecting a time displacement between a time of transition of said clock and a time of initial transition of any said unsynchronized digital signal streams, each unsynchronized stream having an arbitrary phase with respect to said clock; and responsive to said time displacement detected in said detecting step, delaying said any unsynchronized digital signal stream by an amount determined by said time displacement without losing information of any pulse of said unsynchronized digital signal stream.
Claim 10
Dependent Claim
61 words
The apparatus of claim 2 wherein said means for detecting comprises: a tapped delay line having a plurality of taps; a group of latches connected to the taps of the delay line; and means for gating an initial signal comprising a transition occurring at said initial time of transition from the taps of the delay line to the group of latches.
Claim 11
Dependent Claim
70 words
The apparatus of claim 3 wherein said means for delaying comprises: a tapped delay line having a plurality of taps; a group of latches whose input is gated by the clock and supplied by the taps of the delay line; and means, responsive to the means for detecting at least one of the identities, for selecting one of the members of the group of latches as the synchronized digital signal.
Claim 12
Independent Claim
132 words
A method of synchronizing a non-continuous digital signal stream to a clock without losing information of any pulse of said non-continuous digital signal stream comprising the steps of: detecting a time displacement between a time of transition of said clock and a time of initial transition of said non-continuous digital signal stream; and responsive to said time displacement detected in said detecting step, delaying said digital signal stream by an amount determined by said time displacement without losing information of any pulse of said non-continuous digital signal stream; wherein the step of delaying said digital signal stream comprises the steps of: passing said non-continuous digital signal stream through a tapped delay line having a plurality of taps; and selecting one of the taps as the source of a synchronized digital signal stream.
Claim 13
Independent Claim
132 words
A method of synchronizing a non-continuous digital signal stream to a clock without losing information of any pulse of said non-continuous digital signal stream comprising the steps of: detecting a time displacement between a time of transition of said clock and a time of initial transition of said non-continuous digital signal stream; and responsive to said time displacement detected in said detecting step, delaying said digital signal stream by an amount determined by said time displacement without losing information of any pulse of said non-continuous digital signal stream; wherein the step of delaying said digital signal stream comprises the steps of: passing said non-continuous digital signal stream through a tapped delay line having a plurality of taps; and selecting one of the taps as the source of a synchronized digital signal stream.
Claim 14
Dependent Claim
95 words
The method of claim 5 wherein the detecting step comprises the step of: passing said non-continuous digital signal stream through a tapped delay line having a plurality of taps; gating, using the clock as a gating signal, an initial signal of said non-continuous digital bit stream from the output of the taps to a group of latches; and detecting at least one of the identities of the last of said group coinciding with a first state of said unsynchronized signal and the first of said group coinciding with a second state of said unsynchronized signal.
References Cited (Backward Citations)
US4118738A
Cited
US4119796A
Cited
US4208724A
Cited
US4359770A
Cited
US4524448A
Cited
US4451917A
Cited
US4481647A
Cited
US4451819A
Cited
US4423493A
Cited
US4513427A
Cited
US4698826A
Cited
US4718074A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-12-10 | 1994-06-11 | 1994-12-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-12-10 | 1998-06-11 | 1998-12-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-12-10 | 2002-06-11 | 2002-12-11 | $7700.00 | Window Closed / Lapsed |