Patent US4705707A successfully refreshed from Google Patents.
Patent US4939826A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4939826A Expired / Lapsed US ⏱️ 0.0 years remaining

Ultrasonic transducer arrays and methods for the fabrication thereof

Assignee: Koninklijke Philips NV
•
Filing: 1988-03-04
•
Granted: 1990-07-10
•
Expires: 2008-03-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This invention provides a method for fabricating ultrasonic transducer arrays and various transducer arrays produced utilizing such methods. The method includes the steps of cutting a block of piezoelectric material to form a plurality of wafers, each wafer being of a predetermined thickness; forming the wafers into a spaced parallel array with a center-to-center spacing between the wafers substantially equal to one-half of the object wavelength (as this term is defined in the specification); and causing the space between the wafers to be filled with a substance having an acoustic impedance which differs from that of the piezoelectric material by an amount such that the reflection coefficient between the piezoelectric material and the substance is greater than 0.9. The predetermined thickness of the wafers may be equal to one-half the piezoelectric wavelength and the substance between the wafers may be formed at least mostly of air. A material of a depth substantially equal to the spacing between wafers required to achieve the desired periodicity may be affixed to one of the adjacent wafer surfaces of each space, and this material may either be etchable and etched away to form a precise air gap between the wafers, or the material may be formed in a pattern with substantially more area without material than with material. Alternatively, a material having the required acoustic impedance mismatch, and preferably also having a relatively high absorption coefficient, is placed between each two adjacent wafers when the wafers are formed into the array.

Inventors

  • 👤 Thomas A. Shoup

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 19:34
CPC Classifications
B; B06; B06B; B06B1/00; B06B1/02; B06B1/06; B06B1/0607; B06B1/0622; B06B1/0629; Y; Y10; Y10T; Y10T29/00; Y10T29/42; Y10T29/49; Y10T29/49002; Y10T29/49005

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 159 words
A method of fabricating an ultrasonic transducer array adapter for scanning a selected object having a predetermined object wavelength comprising the steps of: cutting a block of piezoelectric material having a top surface in a directions perpendicular to said top surface to form a plurality of wafers, each of said wafers being of a predetermined thickness; affixing an etchable material of predetermined depth to one side of each wafer surface except for the wafer which is to be the end wafer on the one side of the array; forming the wafers into a spaced parallel array with each adjacent pair of wafers in the array being spaced by a layer of affixed material, the predetermined thickness for etchable material being such that the center-to-center spacing between adjacent wafers in the array is substantially equal to one-half the object wavelength; and etching away the affixed material to leave a spaced transducer array with a substantially one-half object wavelength center-to-center spacing.
Claim 2
Independent Claim 159 words
A method of fabricating an ultrasonic transducer array adapter for scanning a selected object having a predetermined object wavelength comprising the steps of: cutting a block of piezoelectric material having a top surface in a directions perpendicular to said top surface to form a plurality of wafers, each of said wafers being of a predetermined thickness; affixing an etchable material of predetermined depth to one side of each wafer surface except for the wafer which is to be the end wafer on the one side of the array; forming the wafers into a spaced parallel array with each adjacent pair of wafers in the array being spaced by a layer of affixed material, the predetermined thickness for etchable material being such that the center-to-center spacing between adjacent wafers in the array is substantially equal to one-half the object wavelength; and etching away the affixed material to leave a spaced transducer array with a substantially one-half object wavelength center-to-center spacing.
Claim 3
Dependent Claim 30 words
A method as claimed in claim 1 wherein said forming step includes mounting a means to the wafers to maintain their spacing after the affixed material has been etched away.
Claim 4
Dependent Claim 18 words
A method as claimed in claim 2 wherein said means mounted to the wafers is a backing layer.
Claim 5
Dependent Claim 35 words
A method as claimed in claim 1 including the step performed at a time after the forming step of cutting the spaced array apart in the elevation direction to form a plurality of transducer arrays.
Claim 6
Dependent Claim 17 words
A method as claimed in claim 4 including the step of connecting leads to each transducer array.
Claim 7
Dependent Claim 23 words
A method as claimed in claim 1 including the step of bonding a backing layer to the underside of the spaced wafer array.
Claim 8
Dependent Claim 42 words
A method as claimed in claim 6 including the steps of providing gaps between the backing layer and the array, and filling the gaps with a material which reduces the acoustic coupling between the elements and between the elements and the backing.
Claim 9
Dependent Claim 50 words
A method as claimed in claim 7 wherein said providing gaps step includes the step performed before the bonding the backing layer step of affixing etchable material to the underside of the array in a predetermined pattern, and the step performed after the bonding step of etching away said material.
Claim 10
Dependent Claim 31 words
A method as claimed in claim 7 wherein said filling the gaps step includes the step of filling the gaps with a substance which is composed at least primarily of air.
Claim 11
Dependent Claim 31 words
A method as claimed in claim 1 including the step of bonding a matching layer to the top surface of the block of piezoelectric material before it is cut into wafers.

References Cited (Backward Citations)

US2705392A Cited
US4310957A Cited
US4211948A Cited
US4572981A Cited
US4683396A Cited
US4756808A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-07-09 1994-01-08 1994-07-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-07-09 1998-01-08 1998-07-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-07-09 2002-01-08 2002-07-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag