Patent US4862019A successfully refreshed from Google Patents.
US4862019A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Single-level poly programmable bit circuit
Assignee: Texas Instruments Inc
•
Filing: 1988-04-20
•
Granted: 1989-08-29
•
Expires: 2008-04-20
Abstract
Abstract A zero-power bit circuit comprised in part of a pair of single-level poly transistors with opposite impurity-type channels, the pair connected to accomplish the programming function of a floating-gate transistor. The circuit includes three programming/isolating transistors and an inverter-buffer.
Inventors
- 👤 Benjamin H. Ashmore, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 19:00
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/10; G11C16/30
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
130 words
A zero-power bit circuit comprising: a first-impurity-type-channel and a second-impurity-type-channel programmable transistor pair having connected single-level gates and having source-drain paths connected to a source of supply voltage and a source of reference potential during read operation and connected to a source of programming voltage and said source of reference potential during programming operation such that the voltage across one of said programmable transistors indicates the programmed status of said transistor pair, a programming/isolating means connected to the source-drain paths of said programmable transistor pair to isolate said source-drain paths during at least programming operation and to provide a signal in response to the programmed status of said transistor pair, and an inverter-buffer mans connected to said programming/isolation means and with output comprising the output of said zero-power bit circuit.
Claim 2
Dependent Claim
130 words
A zero-power bit circuit comprising: a first-impurity-type-channel and a second-impurity-type-channel programmable transistor pair having connected single-level gates and having source-drain paths connected to a source of supply voltage and a source of reference potential during read operation and connected to a source of programming voltage and said source of reference potential during programming operation such that the voltage across one of said programmable transistors indicates the programmed status of said transistor pair, a programming/isolating means connected to the source-drain paths of said programmable transistor pair to isolate said source-drain paths during at least programming operation and to provide a signal in response to the programmed status of said transistor pair, and an inverter-buffer mans connected to said programming/isolation means and with output comprising the output of said zero-power bit circuit.
Claim 3
Dependent Claim
89 words
The zero-power bit circuit of claim 1 in which said sourcedrain path of said first-impurity-type-channel transistor of said transistor pair and the source-drain path of said second-impurity-type-channel transistor of said transistor pair are connected between said supply voltage source and said source of reference potential during read operation and are connected between said programming voltage source and said programming/isolating means during programming operation and in which the voltage at the common source-drain path terminal of said transistor pair indicates said programmed state of said gates of said transistor pair.
Claim 4
Dependent Claim
34 words
The zero-power bit circuit of claim 1 in which the gate-to-channel capacitance of said first-impurity-type-channel transistor of said transistor pair is greater than the gate-to-channel capacitance of said second-impurity-type-channel transistor of said transistor pair.
Claim 5
Dependent Claim
126 words
The zero-power bit circuit of claim 2 in which programming/isolating means is comprised of: a first-impurity-type-channel transistor with source-drain path connected in between said supply voltage source and said common source-drain path terminal during read operation and connected between said programming voltage source and said common source-drain path terminal during programming operation and with gate connected to said supply voltage source during read operation and connected to one of said programming voltage source and said source of reference potential during programming operation, and a second-impurity-type-channel transistor with source-drain path connected between said common source-drain path terminal and the output of said programming/isolating means and with gate terminal connected to said supply voltage source during read operation and to said source of reference potential during programming operation.
Claim 6
Dependent Claim
65 words
The zero-power bit circuit of claim 4 in which said programming/isolating means is also comprised of a second-impurity-type-channel transistor with source-drain path connected in series between the source-drain path of said first-impurity-type-channel programming transistor and the source-drain path of said second-impurity-type-channel programming transistor and with gate connected to said supply voltage source during read operation and to said source of reference potential during programming operation.
Claim 7
Dependent Claim
48 words
The zero-power bit circuit of claim 1 in which said inverter-buffer means is comprised of an inverter with a first-impurity-type-channel feedback transistor with source-drain path connected between said supply voltage source and the input of said inverter and with gate terminal connected to the output of said inverter.
Claim 8
Dependent Claim
60 words
The zero-power bit circuit of claim 6 in which said inverter is comprised of a first-impurity-type-channel transistor and of a second-impurity-type-channel transistor with source-drain paths connected in series between said supply voltage source and said source of reference potential, with gates connected to said input of said inverter, and with common source-drain terminal connected to the output of said inverter.
Claim 9
Dependent Claim
103 words
A zero-power bit circuit comprising: a first-impurity-type-channel programmable transistor with source-drain path and tank connected to a supply voltage source during read operation and to a programming voltage source during programming operation, a second-impurity-type-channel programmable transistor with source-drain path connected in between said first-impurity-type-channel programmable transistor and a source of reference potential and with gate connected to the gate of said first-impurity-type-channel programmable transistor, and a programming/isolating means connected to the common source-drain path terminal of said programmable transistors, wherein the voltage across the source-drain path of one of said programmable transistors indicates the programmed state of said gates of said programmable transistors.
Claim 10
Dependent Claim
103 words
A zero-power bit circuit comprising: a first-impurity-type-channel programmable transistor with source-drain path and tank connected to a supply voltage source during read operation and to a programming voltage source during programming operation, a second-impurity-type-channel programmable transistor with source-drain path connected in between said first-impurity-type-channel programmable transistor and a source of reference potential and with gate connected to the gate of said first-impurity-type-channel programmable transistor, and a programming/isolating means connected to the common source-drain path terminal of said programmable transistors, wherein the voltage across the source-drain path of one of said programmable transistors indicates the programmed state of said gates of said programmable transistors.
Claim 11
Dependent Claim
127 words
The zero-power bit circuit of claim 8 in which said programming/isolating means is comprised of: a first-impurity-type-channel transistor with source-drain path connected in between said supply voltage source and said common source-drain path terminal during read operation and connected between said programming voltage source and said common source-drain path terminal during programming operation and with gate connected to said supply voltage source during read operation and connected to one of said programming voltage source and said source of reference potential during programming operation, and a second-impurity-type-channel transistor with source-drain path connected between said common source-drain path terminal and the output of said programming/isolating means and with gate terminal connected to said supply voltage source during read operation and to said source of reference potential during programming operation.
Claim 12
Dependent Claim
56 words
The zero-power bit circuit of claim 9 in which said programming/isolating means is also comprised of a second-impurity-type-channel transistor with source-drain path connected in series between the source-drain path of said second-impurity-type-channel programming transistor and with gate connected to said supply voltage source during read operation and to said source of reference potential during programming operation.
Claim 13
Dependent Claim
21 words
The zero-power bit circuit of claim 9 in which the output of said programming/isolating means is connected to an inverter-buffer means.
Claim 14
Dependent Claim
28 words
The zero-power bit circuit of claim 9 in which the gate-to-channel capacitance of said first-impurity-type-channel programmable transistor is greater than the gate-to-channel capacitance of said second-impurity-type-channel programmable transistor.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-08-28 | 1993-02-27 | 1993-08-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-08-28 | 1997-02-27 | 1997-08-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-08-28 | 2001-02-27 | 2001-08-29 | $7700.00 | Window Closed / Lapsed |