Patent US3529961A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4325181A Expired / Lapsed US ⏱️ 0.0 years remaining

Simplified fabrication method for high-performance FET

Assignee: United States Department of the Navy
•
Filing: 1980-12-17
•
Granted: 1982-04-20
•
Expires: 2000-12-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for making reproducible FET's with gate dimensions in the submiceter range, reduced source-gate channel resistance, and reduced gate and source contact resistances comprising forming, in order, on a semi-insulating substrate, of GaAs, an N-type GaAs layer, an (N+) GaAs layer and an (N++) Ge layer, using a photolith process with a mask to form the gate channel region therein, forming a refractory metal layer covering the whole top of the device, forming a gold layer on the refractory metal, using a photolith method with a common mask and etch process to cut the gate, source and drain electrodes to their desired sizes and using a plasma etch process to cut away, except for a stalk supporting the gate Au electrode, the remaining refractory metal from a portion of the gate channel lying between the gate and source electrode region and lying between the gate and drain electrode region.

Inventors

  • 👤 Max N. Yoder

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 07:00
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/061; H10D30/0612; H10D30/60; H10D30/67; H10D30/6729; H10D30/6737; H10D30/6738; H10D30/674; H10D30/675; H10D62/00; H10D62/80; H10D62/85; H10D64/00; H10D64/01; H10D64/012; H10D64/0124; H10D64/0125; H10D64/20; H10D64/27; H10D64/311; H10D64/411; H10D64/60; H10D64/62; H10D64/64; H10P; H10P50/00; H10P50/20; H10P50/26; H10P50/264; H10P50/266; H10P50/267; H10P50/60; H10P50/66; H10P50/663; H10P50/667

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 215 words
A method for producing a high-performance FET comprising the steps of: forming on a semi-insulating semiconductor substrate an N-type layer of the substrate material which will constitute the active channel of the FET; forming on the N-type layer an (N+) layer of the substrate material; forming on the (N+) layer an (N++) layer of lower bandgap material; cutting a channel through the (N++) lower-bandgap material and the (N+) semiconductor to form a gate channel along the top of the (N) layer of semiconductor; forming a layer of refractory metal on all exposed portions of the previous layers; forming a layer of metal on the refractory metal layer; using a common mask to delineate the areas which are to to be the gate, source and drain electrodes and forming a properly exposed photoresist layer under said comon mask; cutting through said exposed photoresist and metal layers to form metal source, gate and drain electrodes of the proper size; and cutting through the refractory metal in the gate channel region to remove the remaining refractory metal lying above the active channel except for a stalk under the gate electrode and a pair of vertical regions extending from the refractory metal layers lying under the metal source and drain electrodes to the top of the active channel layer.
Claim 2
Independent Claim 215 words
A method for producing a high-performance FET comprising the steps of: forming on a semi-insulating semiconductor substrate an N-type layer of the substrate material which will constitute the active channel of the FET; forming on the N-type layer an (N+) layer of the substrate material; forming on the (N+) layer an (N++) layer of lower bandgap material; cutting a channel through the (N++) lower-bandgap material and the (N+) semiconductor to form a gate channel along the top of the (N) layer of semiconductor; forming a layer of refractory metal on all exposed portions of the previous layers; forming a layer of metal on the refractory metal layer; using a common mask to delineate the areas which are to to be the gate, source and drain electrodes and forming a properly exposed photoresist layer under said comon mask; cutting through said exposed photoresist and metal layers to form metal source, gate and drain electrodes of the proper size; and cutting through the refractory metal in the gate channel region to remove the remaining refractory metal lying above the active channel except for a stalk under the gate electrode and a pair of vertical regions extending from the refractory metal layers lying under the metal source and drain electrodes to the top of the active channel layer.
Claim 3
Dependent Claim 21 words
A method as in claim 1 wherein: said substrate is formed from GaAs, and said refractory metal is a Ti-W alloy.
Claim 4
Dependent Claim 15 words
A method as in claim 2 wherein: said metal lying on refractory metal is Au.
Claim 5
Dependent Claim 77 words
A method as in claim 3, wherein said step of forming the source, gate and drain electrodes comprises: depositing a layer of photoresist material upon the device after the forming of the Au layer; exposing the masked device to light in the areas in which the Au is to be removed; etching away the exposed photoresist and the gold beneath it; and removing the unexposed photoresist to leave Au electrodes of the proper sizes on the device.
Claim 6
Dependent Claim 41 words
A method as in claim 4, wherein said step of cutting through the refractory metal lying above the active channel comprises: etching the exposed refractory metal with a plasma etch fluid while using the remaining Au overlayer as an etch mask.
Claim 7
Dependent Claim 22 words
A method as in claim 5, wherein said plasma etch fluid is a gas formed from CH 4 with 2% of oxygen.
Claim 8
Dependent Claim 68 words
A method as in claim 6 wherein, if any refractory metal remains along the top of the active channel between the stalk and the vertical portions of refractory metal after the plasma etch, it is removed by the further step of treating it with a solution comprising: 0.25 moles of KH 2 PO 4 , 0.23 moles of KOH, and 0.10 moles of K 3 FeCn 6 .
Claim 9
Dependent Claim 46 words
A method as in claim 6, wherein if any refractory metal remains along the top of the active channel between the stalk and the vertical portions of refractory metal after the plasma etch, it is removed by the further step of treating it with dilute HF.

References Cited (Backward Citations)

US3042565A Cited
US3858304A Cited
US3866310A Cited
US3900944A Cited
US4062103A Cited
US3898353A Cited
US3951708A Cited
US4004341A Cited
US3957552A Cited
US4048712A Cited
US3999281A Cited
US4111725A Cited
US4188710A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1985-04-19 1985-10-19 1986-04-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1989-04-19 1989-10-19 1990-04-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1993-04-19 1993-10-19 1994-04-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag