US4308581A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Single step system for a microcomputer
Assignee: Motorola Solutions Inc
•
Filing: 1979-09-28
•
Granted: 1981-12-29
•
Expires: 1999-09-28
Abstract
Abstract A microcomputer system having a single step capability for use for debugging a program is provided. The microcomputer has a microprocessor which provides a load instruction signal. The load instruction signal is used to couple a software interrupt op code into the microprocessor. During the software interrupt routine, contents of registers indicating the state of the microprocessor are transferred to a stack. As the contents are being transferred they will be available on the microprocessor output bus for capture and observation. Upon completion of the software interrupt routine a return from single step instruction causes the contents of the stack to be placed back in their original registers and the program counter of the microprocessor is decremented by one so that the microprocessor can pick up the program from the point where it was interrupted.
Inventors
- 👤 Kuppuswamy Raghunathan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 13:08
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/36; G06F11/3698; G06F11/362; G06F11/3636
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
122 words
A single step system for checking a program in a microcomputer, the microcomputer having a first memory, a processor, and display means, and providing as outputs at least a load instruction signal indicating an instruction has been loaded into the microcomputer, comprising: a latch means coupled to the microcomputer for receiving the load instruction signal, the latch means producing an output signal on the trailing edge of the load instruction signal; switching means coupled to the output signal from the latch means so that the output signal can control the switching means; and second memory means for storing a single step program, the switching means being capable of switching data from the first memory or the second memory means to the processor.
Claim 2
Dependent Claim
122 words
A single step system for checking a program in a microcomputer, the microcomputer having a first memory, a processor, and display means, and providing as outputs at least a load instruction signal indicating an instruction has been loaded into the microcomputer, comprising: a latch means coupled to the microcomputer for receiving the load instruction signal, the latch means producing an output signal on the trailing edge of the load instruction signal; switching means coupled to the output signal from the latch means so that the output signal can control the switching means; and second memory means for storing a single step program, the switching means being capable of switching data from the first memory or the second memory means to the processor.
Claim 3
Dependent Claim
37 words
The single step system of claim 1 further including a decoder coupled to the second memory means for decoding a last instruction of the single step program, the decoder providing an output to reset the latch means.
Claim 4
Dependent Claim
16 words
The single step system of claim 1 wherein the latch means is at least one flip-flop.
Claim 5
Dependent Claim
18 words
The single step system of claim 3 wherein the second memory means is a programmable read only memory.
Claim 6
Dependent Claim
30 words
The single step of claim 4 wherein the switching means comprises a pair of transmission gate means for enabling one of the pair while disabling the other of the pair.
Claim 7
Independent Claim
132 words
A method of debugging a program in a microcomputer having memory storage means, storage location for a single step routine, visual display means, a processor and providing a load instruction signal indicating an instruction has been loaded into the processor, comprising: switching data from the storage location to the processor in place of having data flow from the memory storage means to the processor, the switching data taking place upon occurrence of trailing edge of the load instruction; storing contents from preselected registers of the processor into a stack; displaying contents of the preselected registers from the stack to the visual display means; reloading the contents from the stack to the preselected registers; and decrementing the program counter by one so that the processor can continue with the next instruction in sequence.
Claim 8
Independent Claim
132 words
A method of debugging a program in a microcomputer having memory storage means, storage location for a single step routine, visual display means, a processor and providing a load instruction signal indicating an instruction has been loaded into the processor, comprising: switching data from the storage location to the processor in place of having data flow from the memory storage means to the processor, the switching data taking place upon occurrence of trailing edge of the load instruction; storing contents from preselected registers of the processor into a stack; displaying contents of the preselected registers from the stack to the visual display means; reloading the contents from the stack to the preselected registers; and decrementing the program counter by one so that the processor can continue with the next instruction in sequence.
Claim 9
Dependent Claim
129 words
A microcomputer system having capability of debugging a program and having a memory for storing programs, display means, and a processor providing a load instruction signal, comprising: a latch means coupled to the processor to receive the load instruction signal, the latch means providing an output which is set to a predetermined state by the trailing edge of the load instruction signal; controllable means coupled to the latch means and being responsive to the output from the latch means, the controllable means routing a software interrupt routine to the processor instead of the regular programming; and a decoder to provide an output when the last instruction of the software interrupt routine is executed, the output of the decoder being coupled to the latch means to reset the latch means.
Claim 10
Dependent Claim
129 words
A microcomputer system having capability of debugging a program and having a memory for storing programs, display means, and a processor providing a load instruction signal, comprising: a latch means coupled to the processor to receive the load instruction signal, the latch means providing an output which is set to a predetermined state by the trailing edge of the load instruction signal; controllable means coupled to the latch means and being responsive to the output from the latch means, the controllable means routing a software interrupt routine to the processor instead of the regular programming; and a decoder to provide an output when the last instruction of the software interrupt routine is executed, the output of the decoder being coupled to the latch means to reset the latch means.
Claim 11
Independent Claim
129 words
A system useful in combination with a microcomputer for debugging a program, the microcomputer having a memory, a display means, and a processor providing a load instruction signal and having an input bus, comprising: a latch means coupled to the instruction load signal and being triggered by the load instruction signal; a programmable read only memory having an output bus; a switching means coupled to the latch means so that the latch means can control the switching means, the switching means switching the input bus from the memory to the programmable read only memory; and decoding means coupled to the output bus and providing an output coupled to the latch means to reset the latch means upon occurrence of the last instruction stored in the programmable read only memory.
Claim 12
Independent Claim
129 words
A system useful in combination with a microcomputer for debugging a program, the microcomputer having a memory, a display means, and a processor providing a load instruction signal and having an input bus, comprising: a latch means coupled to the instruction load signal and being triggered by the load instruction signal; a programmable read only memory having an output bus; a switching means coupled to the latch means so that the latch means can control the switching means, the switching means switching the input bus from the memory to the programmable read only memory; and decoding means coupled to the output bus and providing an output coupled to the latch means to reset the latch means upon occurrence of the last instruction stored in the programmable read only memory.
Claim 13
Independent Claim
117 words
A system useful for debugging a microprocessor program wherein the microprocessor provides a load instruction signal and has an output bus, the system also having display means and comprising: means for responding to the load instruction and providing an output in response thereto; first switching means coupled to the output bus and being controlled by the output of the means for responding, the first switching means providing a software interrupt op code to the output bus when enabled by the output of the means for responding; and second switching means coupled to the output bus for providing a return from single step op code to the microprocessor when enabled by the output from the means for responding.
Claim 14
Independent Claim
117 words
A system useful for debugging a microprocessor program wherein the microprocessor provides a load instruction signal and has an output bus, the system also having display means and comprising: means for responding to the load instruction and providing an output in response thereto; first switching means coupled to the output bus and being controlled by the output of the means for responding, the first switching means providing a software interrupt op code to the output bus when enabled by the output of the means for responding; and second switching means coupled to the output bus for providing a return from single step op code to the microprocessor when enabled by the output from the means for responding.
Claim 15
Dependent Claim
22 words
The system of claim 9 wherein the means for responding is a counter which counts in response to the load instruction signal.
Claim 16
Dependent Claim
50 words
The system of claim 9 wherein the means for responding is a first, a second, and a third flip-flop which are clocked in response to the load instruction signal, the first flip-flop providing an output to the second flip-flop, and the second flip-flop providing an output to the third flip-flop.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1984-12-28 | 1985-06-29 | 1985-12-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1988-12-28 | 1989-06-29 | 1989-12-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1992-12-28 | 1993-06-29 | 1993-12-29 | $7700.00 | Window Closed / Lapsed |