Data processing system having an intermediate buffer memory

Claim 2

An intermediate buffer memory data block replacement system for a data processing system in which a main memory is shared by a plurality of processors, each having a buffer memory of its own, and having an intermediate buffer memory provided between the buffer memories of the processors and the main memory, and comprising a first means, operatively connected to said main memory and said plurality of processors, for enabling a data block transfer between the main memory and the buffer memories of the processors through the intermediate buffer memory and for storing copies of data blocks of the intermediate buffer memory in the buffer memories of the processors, said first means comprising replacing means for replacing one of the data blocks of the intermediate buffer memory with a data block of the main memory, said replacing means selecting as the data block to be replaced that data block having a smaller number of its copies stored in the buffer memories of the processors than that of any other data block in the intermediate buffer memory.

Claim 3

An intermediate buffer memory data block replacement system for a data processing system in which a main memory is shared by a plurality of processors, each having a buffer memory of its own, and having an intermediate buffer memory provided between the buffer memories of the processors and the main memory, and comprising a first means, operatively connected to said main memory and said plurality of processors, for enabling a data block transfer between the main memory and the buffer memories of the processors through the intermediate buffer memory and for storing copies of data blocks of the intermediate buffer memory in the buffer memories of the processors said first means comprising replacing means for replacing one of the data blocks of the intermediate buffer memory with a data block of the main memory, said replacing means selecting as the data block to be replaced that data block having a smaller number of its copies stored in the buffer memories of the processors than that of any other data block in the intermediate buffer memory, wherein the intermediate buffer memory has copy flags for indicating the data blocks copied in the buffer memories of the processors and means for sensing said copy flags, whereby the data block selected as the data block to be replaced is that data block having a smaller number of sensed copy flags than that of any other data block in the intermediate buffer memory.

Claim 4

An intermediate buffer memory data block replacement system for a data processing system in which a main memory is shared by a plurality of processors, each having a buffer memory of its own, and having an intermediate buffer memory provided between the buffer memories of the processors and the main memory, and comprising a first means, operatively connected to said main memory and said plurality of processors, for enabling a data block transfer between the main memory and the buffer memories of the processors through the intermediate buffer memory and for storing copies of data blocks of the intermediate buffer memory in the buffer memories of the processors said first means comprising replacing means for replacing one of the data blocks of the intermediate buffer memory with a data block of the main memory, said replacing means selecting as the data block to be replaced that data block having a smaller number of its copies stored in the buffer memories of the processors than that of any other data block in the intermediate buffer memory, wherein the intermediate buffer memory has copy flags for indicating the data blocks copied in the buffer memories of the processors and means for sensing said copy flags, whereby the data block selected as the data block to be replaced is that data block having a smaller number of sensed copy flags than that of any other data block in the intermediate buffer memory.

Claim 5

An intermediate buffer memory data block replacement system according to claim 2, wherein the data block to be placed is selected by means of an LRU logic circuit from the group comprising all the data blocks of the intermediate buffer memory except for those data blocks having at least one of their corresponding copy flags ON.

Claim 6

An intermediate buffer memory data block replacement system according to claim 3, wherein when the data blocks having at least one of their corresponding copy flags ON are excluded from the selection of the replacement data block, if the data block to be replaced cannot be selected by the LRU logic circuit, then the data block to be replaced is selected by the LRU logic circuit from the group comprising all the data blocks of the intermediate buffer memory except for those data blocks having at least two of their corresponding copy flags ON.

Claim 7

An intermediate buffer memory data block replacement system as in claim 2, wherein the data block to be replaced is selected by means of an LRU logic circuit and wherein when the data blocks having at least one of their corresponding copy flags ON are excluded from the selection of the replacement data block, if the data block to be replaced cannot be selected by the LRU logic circuit, then the data block to be replaced is selected by the LRU logic circuit from the group comprising all of the data blocks of the intermediate buffer memory except for those data blocks having at least two of their corresponding copy flags ON.