US4149242A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data interface apparatus for multiple sequential processors
Assignee: NCR Voyix Corp
•
Filing: 1977-05-06
•
Granted: 1979-04-10
•
Expires: 1997-05-06
Abstract
Abstract Apparatus is disclosed for transferring data between multiple peripheral processors (PPs) which are operating under control of a host processor in a multi-processor computer system. In a high data rate application a number of dedicated special purpose PPs are arranged in fixed sequence to provide individual data processing steps. A data path is provided between each PP data memory and the next. A PP transfer unit associated with each PP data memory controls data transfer simultaneously between all PPs. Separate read/write address mapping is provided for each PP data memory. Control information may be associated with each mapped PP data memory location to provide logic functions and data rearrangements during the transfer process. Data from several PPs may be interleaved or may be logically or arithmetically combined with other PP data or constant information.
Inventors
- 👤 Frank C. Pirz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-22 16:44
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/76; G06F15/80; G06F15/8007; G06F15/8015; G06F9/00; G06F9/06; G06F9/44; G06F9/448; G06F9/4494
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
80 words
Apparatus comprising a plurality of data memories, a source of address control signals, means for mapping said address control signals into first translated address control signals, means for mapping said address control signals into second translated address control signals, and means for transferring data from a location selected in response to said first translated address control signals in a first data memory to a location selected in response to said second translated address control signals in a second data memory.
Claim 2
Dependent Claim
80 words
Apparatus comprising a plurality of data memories, a source of address control signals, means for mapping said address control signals into first translated address control signals, means for mapping said address control signals into second translated address control signals, and means for transferring data from a location selected in response to said first translated address control signals in a first data memory to a location selected in response to said second translated address control signals in a second data memory.
Claim 3
Dependent Claim
94 words
Apparatus comprising a plurality of data memories, a source of address control signals, means for mapping said address control signals into first translated address control signals, means for mapping said address control signals into second translated address control signals, means for transferring data from a location selected in response to said first translated address control signals in a first data memory to a first data destination, and means for transferring data from a location selected in response to said second translated address control signals in a second data memory to a second data destination.
Claim 4
Dependent Claim
94 words
Apparatus comprising a plurality of data memories, a source of address control signals, means for mapping said address control signals into first translated address control signals, means for mapping said address control signals into second translated address control signals, means for transferring data from a location selected in response to said first translated address control signals in a first data memory to a first data destination, and means for transferring data from a location selected in response to said second translated address control signals in a second data memory to a second data destination.
Claim 5
Dependent Claim
94 words
Apparatus comprising a plurality of data memories, a source of address control signals, means for mapping said address control signals into first translated address control signals, means for mapping said address control signals into second translated address control signals, means for transferring data from a first data source to a location selected in response to said first translated address control signals in a first data memory, and means for transferring data from a second data source to a location selected in response to said second translated address control signals in a second data memory.
Claim 6
Dependent Claim
94 words
Apparatus comprising a plurality of data memories, a source of address control signals, means for mapping said address control signals into first translated address control signals, means for mapping said address control signals into second translated address control signals, means for transferring data from a first data source to a location selected in response to said first translated address control signals in a first data memory, and means for transferring data from a second data source to a location selected in response to said second translated address control signals in a second data memory.
Claim 7
Dependent Claim
100 words
Apparatus for transferring data from a first data processor memory to a second data processor memory comprising a source of common address control signals, means for mapping said common address control signals into first translated address control signals, means for mapping said common address control signals into second translated address control signals, means for reading data from a location selected in response to said first translated address control signals in said first data processor memory, and means for writing said data to a location selected in response to said second translated address control signals in said second data processor memory.
Claim 8
Dependent Claim
100 words
Apparatus for transferring data from a first data processor memory to a second data processor memory comprising a source of common address control signals, means for mapping said common address control signals into first translated address control signals, means for mapping said common address control signals into second translated address control signals, means for reading data from a location selected in response to said first translated address control signals in said first data processor memory, and means for writing said data to a location selected in response to said second translated address control signals in said second data processor memory.
Claim 9
Dependent Claim
30 words
Apparatus as set forth in claim 4 further comprising means responsive to said common address control signals for selectively inhibiting writing to said location in said second data processor memory.
Claim 10
Dependent Claim
38 words
Apparatus as set forth in claim 4 further comprising means responsive to said common address control signals for producing logic control signals, and means responsive to said logic control signals for performing selected logical operations upon said data.
Claim 11
Dependent Claim
21 words
Apparatus as set forth in claim 6 wherein said selected logical operations include combining said data with selected constant data information.
Claim 12
Dependent Claim
21 words
Apparatus as set forth in claim 6 wherein said selected logical operations include combining first said data with second said data.
Claim 13
Dependent Claim
32 words
Apparatus as set forth in claim 4 further comprising means responsive to said common address control signals for selecting said first data processor memory from a plurality of such data processor memories.
Claim 14
Dependent Claim
143 words
Apparatus for transferring data from a data source to a first data processor memory and for transferring data from said first data processor memory to a second data processor memory comprising a source of common address control signals, means for mapping said common address control signals into first translated address control signals, means for mapping said common address control signals into second translated address control signals, first means for reading data from said data source, means responsive to said first means for writing data to a location selected in response to said first translated address control signals in said first data processor memory, second means for reading data from said first data processor memory, and means responsive to said second means for writing data to a location selected in response to said second translated address control signals in said second data processor memory.
Claim 15
Dependent Claim
143 words
Apparatus for transferring data from a data source to a first data processor memory and for transferring data from said first data processor memory to a second data processor memory comprising a source of common address control signals, means for mapping said common address control signals into first translated address control signals, means for mapping said common address control signals into second translated address control signals, first means for reading data from said data source, means responsive to said first means for writing data to a location selected in response to said first translated address control signals in said first data processor memory, second means for reading data from said first data processor memory, and means responsive to said second means for writing data to a location selected in response to said second translated address control signals in said second data processor memory.
Claim 16
Dependent Claim
38 words
Apparatus as set forth in claim 10 further comprising means responsive to said common address control signals for producing logic control signals, and means responsive to said logic control signals for performing selected logical operations upon said data.
Claim 17
Dependent Claim
21 words
Apparatus as set forth in claim 11 wherein said selected logical operations include combining said data with selected constant data information.
Claim 18
Dependent Claim
21 words
Apparatus as set forth in claim 11 wherein said selected logical operations include combining first said data with second said data.
Claim 19
Dependent Claim
30 words
Apparatus as set forth in claim 10 further comprising means responsive to said common address control signals for selectively inhibiting writing to said location in said first data processor memory.
Claim 20
Dependent Claim
30 words
Apparatus as set forth in claim 10 further comprising means responsive to said common address control signals for selectively inhibiting writing to said location in said second data processor memory.
Claim 21
Dependent Claim
29 words
Apparatus as set forth in claim 10 further comprising means responsive to said common address control signals for selecting said data source from a plurality of such data sources.
Claim 22
Dependent Claim
143 words
Apparatus for transferring data from a first data processor memory to a second data processor memory and for transferring data from said second data processor memory to a data destination comprising a source of common address control signals, means for mapping said common address control signals into first translated address control signals, means for mapping said common address control signals into second translated address control signals, first means for reading data from a location selected in response to said first translated address control signals in said first data processor memory, means responsive to said first means for writing data into said second data processor memory, second means for reading data from a location selected in response to said second translated address control signals in said second data processor memory, and means responsive to said second means for writing data into said data destination.
Claim 23
Dependent Claim
143 words
Apparatus for transferring data from a first data processor memory to a second data processor memory and for transferring data from said second data processor memory to a data destination comprising a source of common address control signals, means for mapping said common address control signals into first translated address control signals, means for mapping said common address control signals into second translated address control signals, first means for reading data from a location selected in response to said first translated address control signals in said first data processor memory, means responsive to said first means for writing data into said second data processor memory, second means for reading data from a location selected in response to said second translated address control signals in said second data processor memory, and means responsive to said second means for writing data into said data destination.
Claim 24
Dependent Claim
38 words
Apparatus as set forth in claim 17 further comprising means responsive to said common address control signals for producing logic control signals, and means responsive to said logic control signals for performing selected logical operations upon said data.
Claim 25
Dependent Claim
21 words
Apparatus as set forth in claim 18 wherein said selected logical operations include combining said data with selected constant data information.
Claim 26
Dependent Claim
21 words
Apparatus as set forth in claim 18 wherein said selected logical operations include combining first said data with second said data.
Claim 27
Dependent Claim
32 words
Apparatus as set forth in claim 17 further comprising means responsive to said common address control signals for selecting said first data processor memory from a plurality of such data processor memories.
References Cited (Backward Citations)
US3551894A
Cited
US3699533A
Cited
US3820079A
Cited
US3815095A
Cited
US3970993A
Cited
US3976976A
Cited
US4007450A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-04-09 | 1982-10-09 | 1983-04-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-04-09 | 1986-10-09 | 1987-04-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-04-09 | 1990-10-09 | 1991-04-10 | $7700.00 | Window Closed / Lapsed |