Patent US3047927A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4090188A Expired / Lapsed US ⏱️ 0.0 years remaining

Dot matrix converter

Assignee: Fujifilm Business Innovation Corp
•
Filing: 1976-07-06
•
Granted: 1978-05-16
•
Expires: 1996-07-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A dot matrix converter comprising means for providing an original character pattern comprising a dot matrix; means for dividing the original matrix into row groups and column groups, the number of groups being respectively one greater than the row difference and the column difference between the original matrix size and a desired matrix size to which the original matrix is to be converted; row (or column) size converting means which compare the individual opposed bits in the rows (or columns) on the opposite sides of dividing lines between adjacent row (or column) groups and inserts a logical "1" bit between the compared bits when both bits are logical "1" or inserts a logical "0" bit in all other cases, thereby effecting the addition of one row (or column) between the divided adjacent row (or column) groups; and column (or row) size converting means which compare the individual opposed bits in the columns (or rows) on the opposite sides of the dividing lines between adjacent column (or row) groups, and inserts a logical "1" bit between the compared bits when both bits are logical "1" or inserts a logical " 0" bit in all other cases, thereby effecting the addition of one column (or row) between the divided adjacent column (or row) groups.

Inventors

  • 👤 Gojiro Suga

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 21:59
CPC Classifications
G; G06; G06T; G06T3/00; G06T3/40; G06T3/4023; G06K; G06K15/00; G06K15/02; G06K15/10; G09; G09G; G09G5/00; G09G5/22; G09G5/24; G09G5/26

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 272 words
In a dot matrix display system including character printers having means for displaying characters represented as an array of bits, using a source of bit signals in a matrix array whose elements correspond to the dots of the intended character, a dot matrix size converter for enlarging an original m × n matrix where each row of said matrix comprises n signal bits and each column comprises m signal bits and where at least one of the two dimensions of said matrix is to be enlarged, said converter comprising: signal selecting means for selecting from the m rows of signal bits of said matrix a plurality of row groups where each row group includes at least a first row which is adjacent to a second row in a row group adjacent to the aforementioned row group, the number of row groups of signal bits being k - m + 1 where k equals the number of rows in the enlarged matrix signal to be produced by said converter; logic means responsive to said signal selecting means for comparing each pair of opposed signal bits in said first and second rows and determining the logical sums of said pairs of opposed signal bits; and means responsive to said logic means for inserting a "1" output signal bit between said first and second rows whenever said logical sum of said pair of opposed signal bits is "1", the inserted signal being inserted between the said opposed bits from which it was determined and a "0" output bit being inserted whenever said logical sum is "0", whereby said enlarged matrix signal is produced for displaying.
Claim 2
Dependent Claim 272 words
In a dot matrix display system including character printers having means for displaying characters represented as an array of bits, using a source of bit signals in a matrix array whose elements correspond to the dots of the intended character, a dot matrix size converter for enlarging an original m × n matrix where each row of said matrix comprises n signal bits and each column comprises m signal bits and where at least one of the two dimensions of said matrix is to be enlarged, said converter comprising: signal selecting means for selecting from the m rows of signal bits of said matrix a plurality of row groups where each row group includes at least a first row which is adjacent to a second row in a row group adjacent to the aforementioned row group, the number of row groups of signal bits being k - m + 1 where k equals the number of rows in the enlarged matrix signal to be produced by said converter; logic means responsive to said signal selecting means for comparing each pair of opposed signal bits in said first and second rows and determining the logical sums of said pairs of opposed signal bits; and means responsive to said logic means for inserting a "1" output signal bit between said first and second rows whenever said logical sum of said pair of opposed signal bits is "1", the inserted signal being inserted between the said opposed bits from which it was determined and a "0" output bit being inserted whenever said logical sum is "0", whereby said enlarged matrix signal is produced for displaying.
Claim 3
Dependent Claim 201 words
A dot matrix converter as in claim 1 where both of said two dimensions are enlarged, said converter including further signal selecting means for selecting from the n columns of signal bits of said matrix a plurality of column groups where each column group includes at least a first column which is adjacent to a second column in a column group adjacent to the aforementioned column group, the number of column groups being l - n + 1 where l equals the number of columns in the converted matrix signal to be produced by said converter; further logic means responsive to said further signal selecting means for comparing each pair of opposed signal bits in said first and second columns and determining the logical sums of said pairs of opposed signal bits; and means responsive to said further logic means for inserting a "1" output signal bit between said first and second columns whenever said logical sum of said pair of opposed signal bits is "1", the inserted signal being inserted between the said opposed bits from which it was determined and a "0" output bit being inserted whenever said logical sum is "0", whereby said enlarged matrix signal is produced.
Claim 4
Dependent Claim 31 words
A converter as in claim 1 including means for selecting between said original matrix signals and said enlarged matrix signals and outputting the selected matrix to a printer or the like.

References Cited (Backward Citations)

US3573789A Cited
US3878536A Cited
US3754229A Cited
US3833891A Cited
US3924225A Cited
US3903517A Cited
US3921164A Cited
US3896428A Cited
US3928845A Cited
US3976982A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-05-15 1981-11-14 1982-05-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-05-15 1985-11-14 1986-05-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-05-15 1989-11-14 1990-05-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag