← Back to Patent Explorer
US4064360A Expired / Lapsed US ⏱️ 0.0 years remaining

High speed digital switch

Assignee: United States Department of the Navy
•
Filing: 1976-07-06
•
Granted: 1977-12-20
•
Expires: 1996-07-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A switching system for rapidly configuring transmission paths between comer equipments for high speed digital information in parallel form couples the input of a parallel-to-serial (P/S) converter to the output of each equipment providing information and the output of a serial-to-parallel (S/P) converter to the input of each equipment receiving information. A digital switch rapidly configures information transmission channels between its inputs and outputs in response to instructions from a configuration control. Each switch input is coupled to the output of a P/S converter, and each switch output is coupled through a switch output lead to the input of an S/P converter. A clock provides a periodic clock signal to each P/S converter through an adjustable delay control and to each S/P converter through a clock lead, wherein the electrical lengths of the switch output lead and clock lead coupled to the same S/P converter are equal. Each transmission path through the system is coupled between a P/S converter and an S/P converter which are synchronously operated.

Inventors

  • 👤 Harry J. Koenig

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 14:56
CPC Classifications
H; H04; H04L; H04L12/00; H04L12/50; H04L12/52; H04L12/525; H04Q; H04Q11/00; H04Q11/04

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 289 words
An apparatus having input means and output means for rapidly coupling digital information in parallel form applied to a selected one of said appartus input means to a selected one of said apparatus output means, said apparatus comprising: a. switching means having switch input means and switch output means for rapidly configuring a transmission channel for digital information from a selected one of said switch input means to a selected one of said switch output means in response to a configuration instruction; b. configuration control means coupled to said switching means for coupling configuration instructions to said switching means; c. parallel-to-serial (P/S) converter means, each of said P/S converter means having its input coupled to one of said apparatus input means and having its output coupled to one of said switch input means, for receiving digital information in parallel form from its coupled apparatus input means and for coupling digital information in serial form to its coupled switch input means; d. serial-to-parallel (S/P) converter means, each of said S/P converter means having its output coupled to one of said apparatus output means and having its input coupled through a switch output lead to one of said switch output means for receiving digital information in serial form from its coupled switch output means and for coupling digital information in parallel form to its coupled apparatus output means; e. clock means for generating a periodic clock signal, which is coupled to each of said P/S converter means through an adjustable delay control means, and to each of said S/P means through a clock lead, wherein the electrical lengths of the switch output lead coupling digital information and the clock lead coupling a clock signal to the same S/P converter are equal.
Claim 2
Independent Claim 289 words
An apparatus having input means and output means for rapidly coupling digital information in parallel form applied to a selected one of said appartus input means to a selected one of said apparatus output means, said apparatus comprising: a. switching means having switch input means and switch output means for rapidly configuring a transmission channel for digital information from a selected one of said switch input means to a selected one of said switch output means in response to a configuration instruction; b. configuration control means coupled to said switching means for coupling configuration instructions to said switching means; c. parallel-to-serial (P/S) converter means, each of said P/S converter means having its input coupled to one of said apparatus input means and having its output coupled to one of said switch input means, for receiving digital information in parallel form from its coupled apparatus input means and for coupling digital information in serial form to its coupled switch input means; d. serial-to-parallel (S/P) converter means, each of said S/P converter means having its output coupled to one of said apparatus output means and having its input coupled through a switch output lead to one of said switch output means for receiving digital information in serial form from its coupled switch output means and for coupling digital information in parallel form to its coupled apparatus output means; e. clock means for generating a periodic clock signal, which is coupled to each of said P/S converter means through an adjustable delay control means, and to each of said S/P means through a clock lead, wherein the electrical lengths of the switch output lead coupling digital information and the clock lead coupling a clock signal to the same S/P converter are equal.
Claim 3
Dependent Claim 44 words
The apparatus of claim 1 wherein, whenever the output digital information of a selected one of said P/S converter means comprises the input digital information to a selected one of said S/P converters, said selected P/S converter and said selected S/P converter operate synchronously.
Claim 4
Dependent Claim 27 words
The apparatus of claim 1 wherein digital information applied to each of said apparatus input means may be simultaneously coupled to one of said apparatus output means.
Claim 5
Dependent Claim 111 words
The apparatus of claim 3 wherein each of said P/S converter means may receive digital information in parallel form at a rate in excess of 100 words per second of words up to 36 bits in length and may couple out digital information in serial form at a rate in excess of 10 mega bits per second, and wherein each of said S/P converter means may receive digital information in serial form at a rate in excess of 10 mega bits per second and may couple out digital information in parallel form at a rate in excess of 100 kilo words per second of words up to 36 bits in length.
Claim 6
Dependent Claim 32 words
The apparatus of claim 4 wherein the physical lengths of the switch output lead coupling digital information and the clock lead coupling a clock signal to the same S/P converter are equal.
Claim 7
Dependent Claim 47 words
The apparatus of claim 5 wherein the said physical length of the said switch output lead and clock lead of one S/P converter means may be different from the said physical length of the said switch output lead and clock lead of another of said S/P converters.
Claim 8
Dependent Claim 32 words
The apparatus of claim 6 wherein the number of said apparatus input means is in excess of two-hundred and wherein the number of said apparatus output means is in excess of 200.
Claim 9
Dependent Claim 47 words
The apparatus of claim 7 wherein each of said adjustable delay control means includes an adjustment control and a delay line, each of said delay lines comprising a selected number of inverter elements coupled together in series, each of said inverter elements comprising and integrated circuit element.

References Cited (Backward Citations)

US3736381A Cited
US3760103A Cited
US3956593A Cited
US3956593B1 Cited
US3956593B2 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-12-19 1981-06-20 1981-12-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-12-19 1985-06-20 1985-12-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-12-19 1989-06-20 1989-12-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag