US4015246A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronous fault tolerant multi-processor system
Assignee: Charles Stark Draper Laboratory Inc
•
Filing: 1975-04-14
•
Granted: 1977-03-29
•
Expires: 1995-04-14
Abstract
Abstract A bus guardian unit for a system in which processors, memories and other units are not grouped together physically but where any plurality of identical units e.g., three, can be made to operate in synchronism as though they were grouped together. Each unit would potentially be able to deliver data to any one of a number of buses and each of the three units operating in synchronism would normally deliver data to a different bus. Units accepting data from the bus system use data from three buses to determine the majority consensus of a triplet. The invention also allows idle units to be unpowered until needed either as replacements for failed units or else to provide extra computational capacity for system mission phases requiring same.
Inventors
- 👤 Albert L. Hopkins, Jr.
- 👤 Thomas Basil Smith, III
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 18:57
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/18; G06F11/181; G06F11/183; G06F11/184; G06F11/20; G06F11/2002; G06F11/2007; G06F11/202; G06F13/00; G06F13/14; G06F13/36; G06F13/368; G06F13/374; G06F13/38; G06F13/42; G06F13/4204; G06F13/4208; G06F13/4217
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
124 words
In a synchronous fault tolerant multi-processor system which includes at least three buses, at least six processors, each processor coupled to each of the buses, at least two redundant bus guardian units for each processor, each bus guardian unit coupled to each of said buses, and a plurality of bus isolation gates, at least three gates coupled to each one of said processors and to said two bus guardian units for each respective processor, each of said three gates per processor coupled to a different one of said buses, said bus guardian units receiving messages only from said buses and providing output signals to control said gates in order to permit or deny transmission of messages from each of said processors to said buses.
Claim 2
Dependent Claim
124 words
In a synchronous fault tolerant multi-processor system which includes at least three buses, at least six processors, each processor coupled to each of the buses, at least two redundant bus guardian units for each processor, each bus guardian unit coupled to each of said buses, and a plurality of bus isolation gates, at least three gates coupled to each one of said processors and to said two bus guardian units for each respective processor, each of said three gates per processor coupled to a different one of said buses, said bus guardian units receiving messages only from said buses and providing output signals to control said gates in order to permit or deny transmission of messages from each of said processors to said buses.
Claim 3
Dependent Claim
17 words
The system of claim 1 in which said bus guardian unit controls the power to the processor.
Claim 4
Dependent Claim
31 words
The system of claim 1 in which said bus guardian units each contain means for receiving messages from said buses and for determining if a particular message is addressed to it.
Claim 5
Dependent Claim
131 words
In a synchronous fault tolerant multiprocessor system which includes at least three buses, at least six memory elements, each memory element coupled to each of the buses, at least two redundant bus guardian units for each memory element, each bus guardian unit coupled to each of said buses, and a plurality of bus isolation gates, at least three gates coupled to each one of said memory elements and to said two bus guardian units for each respective memory element, each of said three gates per memory element coupled to a different one of said buses, said bus guardian units receiving messages only from said buses and providing output signals to control said gates in order to permit or deny transmission of messages from each of said memory elements to said buses.
Claim 6
Dependent Claim
131 words
In a synchronous fault tolerant multiprocessor system which includes at least three buses, at least six memory elements, each memory element coupled to each of the buses, at least two redundant bus guardian units for each memory element, each bus guardian unit coupled to each of said buses, and a plurality of bus isolation gates, at least three gates coupled to each one of said memory elements and to said two bus guardian units for each respective memory element, each of said three gates per memory element coupled to a different one of said buses, said bus guardian units receiving messages only from said buses and providing output signals to control said gates in order to permit or deny transmission of messages from each of said memory elements to said buses.
References Cited (Backward Citations)
US3510844A
Cited
US3560935A
Cited
US3665418A
Cited
US3680058A
Cited
US3651473A
Cited
US3735356A
Cited
US3761879A
Cited
US3787818A
Cited
US3750110A
Cited
US3810114A
Cited
US3876987A
Cited
US3882455A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-03-28 | 1980-09-27 | 1981-03-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-03-28 | 1984-09-27 | 1985-03-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-03-28 | 1988-09-27 | 1989-03-29 | $7700.00 | Window Closed / Lapsed |