Patent US3999126A successfully refreshed from Google Patents.
US3999126A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Test device for simultaneously displaying the level of logic signals in a plurality of circuits
Assignee: A and P Products Inc
•
Filing: 1975-04-17
•
Granted: 1976-12-21
•
Expires: 1995-04-17
Abstract
Abstract A test clip suitable for connection to a plurality of terminals at which appear respective logic signals representing those occurring in logic circuits provides an indication of the logic level of such signals. The circuit for effecting such indication is entirely self-contained requiring no external power source or grounding connection and includes a plurality of respective input lines connectable to such terminals with a respective indicator shunted by a reverse poled diode connected to each input line and one common connection for all the diodes and indicators. Thus, for example, a logic 1 signal occurring on one of the input lines will effect a current flow through a respective indicator to change the state thereof with a return current flow path being provided from the common connection through at least one of the shunting diodes connected to another input line then at logic 0 relatively ground potential. The circuit may be easily extended to test simultaneously as many circuits as desired, and such test circuit is effective to operate on positive logic as shown as well as on negative logic, the latter being achieved simply by reversal of the shunting diodes.
Inventors
- 👤 Robert J. Gabor
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 16:37
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/165; G01R19/16533; G01R19/16557; G01R1/00; G01R1/02; G01R1/04; G01R1/0408; G01R1/0425; G01R31/00; G01R31/28; G01R31/317; G01R31/3177; G06; G06F; G06F11/00; G06F11/22; G06F11/25
Claims Analysis
Total Claims: 13
Claim 1
Independent Claim
219 words
A test device for simultaneously displaying the level of electrical logic signals occurring in a plurality of circuits, comprising a plurality of input circuit means for providing a respective connection between each of said plurality of circuits and said test device; a plurality of electrically responsive display means for indicating the level of such logic signals, each display means having respective first and second terminals, the former being connected to a respective input circuit means and the latter all being coupled in a common connection; a plurality of diode means for conducting electric current in a single direction, each diode means having first and second terminals, and each of said diode means being connected at one of said first and second terminals in reverse poled relation to a respective one of said input circuit means, the other ones of said first and second terminals being coupled to said common connection; and whereby occurrence of a first logic level signal on any one of said input circuit means effects current flow through respective display means connected thereto with a return current path being provided through said common connection and at least one of said diode means connected to one of said input circuit means on which a second logic level signal different from such first logic level signal is occurring.
Claim 2
Dependent Claim
219 words
A test device for simultaneously displaying the level of electrical logic signals occurring in a plurality of circuits, comprising a plurality of input circuit means for providing a respective connection between each of said plurality of circuits and said test device; a plurality of electrically responsive display means for indicating the level of such logic signals, each display means having respective first and second terminals, the former being connected to a respective input circuit means and the latter all being coupled in a common connection; a plurality of diode means for conducting electric current in a single direction, each diode means having first and second terminals, and each of said diode means being connected at one of said first and second terminals in reverse poled relation to a respective one of said input circuit means, the other ones of said first and second terminals being coupled to said common connection; and whereby occurrence of a first logic level signal on any one of said input circuit means effects current flow through respective display means connected thereto with a return current path being provided through said common connection and at least one of said diode means connected to one of said input circuit means on which a second logic level signal different from such first logic level signal is occurring.
Claim 3
Dependent Claim
46 words
A test device for simultaneously displaying the level of logic signals occurring in a plurality of circuits as set forth in claim 1, wherein each of said plurality of diode means is connected in shunt relation across a respective one of said plurality of display means.
Claim 4
Dependent Claim
70 words
A test device for simultaneously displaying the level of logic signals occurring in a plurality of circuits as set forth in claim 2, further comprising a main body, said main body including a display portion in which said plurality of display means are disposed for visual viewing, and a connector portion adapted for connection to a test point array to provide such logic signals to said respective input circuit means.
Claim 5
Dependent Claim
73 words
A test device for simultaneously displaying the level of logic signals occurring in a plurality of circuits as set forth in claim 1, wherein each of said display means comprises a display means having first and second distinguishable states, said display means normally being in such second state when not energized and being energizable to said first state when a current flow indicative of occurrence of said first logic level energizes the same.
Claim 6
Dependent Claim
45 words
A test device for simultaneously displaying the level of logic signals occurring in a plurality of circuits as set forth in claim 4, wherein power for energizing respective display means is provided from respective ones of said plurality of circuits through respective input circuit means.
Claim 7
Dependent Claim
31 words
A test device for simultaneously displaying the level of logic signals occurring in a plurality of circuits as set forth in claim 1, wherein said display means comprise liquid crystal means
Claim 8
Dependent Claim
38 words
A test device for simultaneously displaying the level of logic signals occurring in a plurality of circuits as set forth in claim 6, wherein said liquid crystal means comprise bipolar liquid crystal means operable in a DC mode.
Claim 9
Dependent Claim
44 words
A test device for simultaneously displaying the level of logic signals occurring in a plurality of circuits as set forth in claim 1, wherein said first and second logic level signals are respectively logic 1 and logic 0 signals represented by respective voltage levels.
Claim 10
Dependent Claim
42 words
A test device for simultaneously displaying the level of logic signals occurring in a plurality of circuits as set forth in claim 8, wherein such logic 1 signal level is represented by a positive voltage relative to such logic 0 signal level.
Claim 11
Dependent Claim
60 words
A test device for simultaneously displaying the level of logic signals occurring in a plurality of circuits as set forth in claim 9, wherein each of said first and second terminals of said diode means comprise cathode and anode terminals, each cathode terminal being connected to a respective input circuit, and each anode terminal being connected to said common connection.
Claim 12
Dependent Claim
42 words
A test device for simultaneously displaying the level of logic signals occurring in a plurality of circuits as set forth in claim 8, wherein such logic 1 signal level is represented by a negative voltage relative to such logic 0 signal level.
Claim 13
Dependent Claim
60 words
A test device for simultaneously displaying the level of logic signals occurring in a plurality of circuits as set forth in claim 11, wherein each of said first and second terminals of said diode means comprises anode and cathode terminals, each anode terminal being connected to a respective input circuit, and each cathode terminal being connected to said common connection.
References Cited (Backward Citations)
US3021515A
Cited
US2895106A
Cited
US3040243A
Cited
US3140422A
Cited
US3163708A
Cited
US3217244A
Cited
US3333188A
Cited
US3627408A
Cited
US3452271A
Cited
US3566401A
Cited
US3667037A
Cited
US3670245A
Cited
US3667039A
Cited
US3836843A
Cited
US3746973A
Cited
US3898557A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-12-21 | 1980-06-21 | 1980-12-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-12-21 | 1984-06-21 | 1984-12-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-12-21 | 1988-06-21 | 1988-12-21 | $7700.00 | Window Closed / Lapsed |