Patent US3896290A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3896290A Expired / Lapsed US ⏱️ 0.0 years remaining

Electronic calculator

Assignee: TELTEST R D Ets
•
Filing: 1974-01-30
•
Granted: 1975-07-22
•
Expires: 1994-01-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An electronic calculator for authenticating messages between financial institutions, e.g. banks, by utilizing a coded test number transmitted with the message. The calculator includes a set of memory codes to provide a numeral indicative of the message and a totalizer for the numerals in the code. The calculator enables the test numeral to be deciphered, either when sending or receiving, in an automatic fashion from programmed cards which may be made, checked, corrected or copied using the same machine.

Inventors

  • 👤 Roger Denoual

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 19:56
CPC Classifications
G; G07; G07F; G07F7/00; G07F7/08; G07F7/10; G07F7/1016; G06; G06Q; G06Q20/00; G06Q20/38; G06Q20/40; G06Q40/00; H; H04; H04L; H04L9/00; H04L9/32; H04L9/34; H04L2209/00; H04L2209/56

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 707 words
An electronic calculator for authenticating messages comprising: a main control; a control switch; a clock; an address register; a first encoder; a second encoder; an address set key; a buffer ram memory; a data address-data register; third encoder; a key block; an adder; a decoder; a full memory indicator; a memory address display; a data address display; a data display an error indicator; a magnetic card printer interface; a magnetic card printer; means connecting the main control to the buffer ram memory for address transmissions from the buffer ram memory to the main control; means connecting the main control to the buffer ram memory for address transmissions from the main control to the buffer ram memory; means connecting the main control to the address register for control transmissions between the main control and the address register; means connecting the main control to the full memory indicator for address transmissions from the main control to the full memory indicator; means connecting the main control to the data address-data register for address transmissions between the main control and the data address-data register; means connecting the main control to the magnetic card printer interface for address transmissions between the magnetic card printer interface to the main control; means connecting the main control to the key block for address transmissions between the main control and the key block; means connecting the main control to the address set key for address transmissions from the main control to the address set key; means connecting the main control to the clock for address transmissions from the clock to the main control; means connecting the main control to the control switch for address transmissions from the control switch to the main control; means connecting the address register to the buffer ram memory for control transmissions from the address resister to the buffer ram memory; means connecting the address register to the decoder for control transmissions from the address register to the decoder; means connecting the address register to the first encoder for control transmissions from the first encoder to the address register; means connecting the address register to the second encoder for control transmissions from the second encoder to the address register; means connecting the first encoder to the data address-data register for control transmissions from the first encoder to the data address-data register; means connecting the second encoder to the address set key for control transmissions from the second encoder to the address set key; means connecting the buffer ram memory to the data address-data register for data transmissions between the buffer ram memory and the data address-data register; means connecting the data address-data register to the third encoder for control transmissions from the third encoder to the data address-data register; means connecting the third encoder to the data address-data register for data transmissions between the third encoder and the data address-data register; means connecting the third encoder to the key block for control transmissions from the key block to the third encoder; means connecting the third encoder to the key block for data transmissions from the key block to the third encoder; means connecting the adder to the data address-data register for control transmissions between the adder and the data addressdata register; means connecting the addeR to the data address-data register for data transmissions between the adder and the data address-data register; means connecting the data address-data register to the data address display for control transmissions from the data address-data register to the data address display; means connecting the data address-data register to the data display for data transmissions from the data address-data register to the data display; means connecting the data address-data register to the magnetic card printer interface for data transmissions between the data address-data register and the magnetic card printer interface; means connecting the data address-data register to the error indicator for address transmissions from the data address-data register to the error indicator; means connecting the decoder to the memory address display for control transmissions from the decoder to the memory address display; means connecting the magnetic card printer interface to the error indicator for address transmissions from the magnetic card printer interface to the error indicator; and means connecting the magnetic card printer interface to the magnetic card printer.
Claim 2
Dependent Claim 707 words
An electronic calculator for authenticating messages comprising: a main control; a control switch; a clock; an address register; a first encoder; a second encoder; an address set key; a buffer ram memory; a data address-data register; third encoder; a key block; an adder; a decoder; a full memory indicator; a memory address display; a data address display; a data display an error indicator; a magnetic card printer interface; a magnetic card printer; means connecting the main control to the buffer ram memory for address transmissions from the buffer ram memory to the main control; means connecting the main control to the buffer ram memory for address transmissions from the main control to the buffer ram memory; means connecting the main control to the address register for control transmissions between the main control and the address register; means connecting the main control to the full memory indicator for address transmissions from the main control to the full memory indicator; means connecting the main control to the data address-data register for address transmissions between the main control and the data address-data register; means connecting the main control to the magnetic card printer interface for address transmissions between the magnetic card printer interface to the main control; means connecting the main control to the key block for address transmissions between the main control and the key block; means connecting the main control to the address set key for address transmissions from the main control to the address set key; means connecting the main control to the clock for address transmissions from the clock to the main control; means connecting the main control to the control switch for address transmissions from the control switch to the main control; means connecting the address register to the buffer ram memory for control transmissions from the address resister to the buffer ram memory; means connecting the address register to the decoder for control transmissions from the address register to the decoder; means connecting the address register to the first encoder for control transmissions from the first encoder to the address register; means connecting the address register to the second encoder for control transmissions from the second encoder to the address register; means connecting the first encoder to the data address-data register for control transmissions from the first encoder to the data address-data register; means connecting the second encoder to the address set key for control transmissions from the second encoder to the address set key; means connecting the buffer ram memory to the data address-data register for data transmissions between the buffer ram memory and the data address-data register; means connecting the data address-data register to the third encoder for control transmissions from the third encoder to the data address-data register; means connecting the third encoder to the data address-data register for data transmissions between the third encoder and the data address-data register; means connecting the third encoder to the key block for control transmissions from the key block to the third encoder; means connecting the third encoder to the key block for data transmissions from the key block to the third encoder; means connecting the adder to the data address-data register for control transmissions between the adder and the data addressdata register; means connecting the addeR to the data address-data register for data transmissions between the adder and the data address-data register; means connecting the data address-data register to the data address display for control transmissions from the data address-data register to the data address display; means connecting the data address-data register to the data display for data transmissions from the data address-data register to the data display; means connecting the data address-data register to the magnetic card printer interface for data transmissions between the data address-data register and the magnetic card printer interface; means connecting the data address-data register to the error indicator for address transmissions from the data address-data register to the error indicator; means connecting the decoder to the memory address display for control transmissions from the decoder to the memory address display; means connecting the magnetic card printer interface to the error indicator for address transmissions from the magnetic card printer interface to the error indicator; and means connecting the magnetic card printer interface to the magnetic card printer.

References Cited (Backward Citations)

US3792235A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-07-21 1979-01-20 1979-07-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-07-21 1983-01-20 1983-07-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-07-21 1987-01-20 1987-07-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag