Control system for a digital switching network

Claim 2

A control circuit for controlling the translation from line time slots to switching time slots of digital time divided multiplex signals by a memory circuit, wherein the control circuit receives from a processor and stores parallel binary input control data corresponding to line time slot addresses and transmits parallel binary output data to said memory in a changeable sequence, said control circuit comprising: a plurality of recirculating memories, a separate one for each parallel bit of digital control data to be received, said recirculating memories having a plurality of serial storage locations corresponding to said switching time slots continually circulating in synchronism between the input and output thereof; write circuit means responsive to a write enabling signal for simultaneously storing parallel binary input control data in corresponding storage locations in each of the recirculating memories; time slot means for determining to which switching time slot an individual line time slot will be translated and for providing a said write enabling signal at the determined switching time slot; erase circuit means responsive to an erase enabling signal for simultaneously erasing any digital information stored in corresponding storage locations in said recirculating memories; and transmit circuit means for simultaneously transmitting output data in parallel binary form from corresponding storage locations in said recirculating memories to the memory circuit, wherein said digital time divided multiplex signals are written into the memory sequentially at said line time slots and read from the memory according to the transmitted sequence of parallel binary output data.

Claim 3

A control circuit aS defined in claim 1 further comprising: an additional recirculating memory having the same number of storage locations therein as the said plurality of recirculating memories and continuously circulating in synchronism therewith; circuit means responsive to a said write enabling signal for storing a switching busy signal into a corresponding storage location in said additional recirculating memory when binary data is stored in the corresponding storage locations in said plurality of recirculating memories; circuit means responsive to a said erase enabling signal for erasing said busy signal bit from a said corresponding storage location in said additional recirculating memory when binary data is erased from the corresponding storage locations in said pluraliy of recirculating storage memories; and cicuit means responsive to an enabling switching busy check signal for transmitting a digital signal from any one of said storage locations in said additional recirculating memory.

Claim 4

A control circuit as defined in claim 2 further comprising: a second additional recirculating memory having the same number of storage locations therein as the said plurality of recirculating memories and continuously circulating in synchronism therewith; circuit means responsive to an enabling signal for storing a line busy signal bit into a storage location in said second additional recirculating memory when binary data is stored in the corresponding storage locations in said plurality of recirculating memories, said location in the second additional recirculating memory corresponding to the line time slot associated with said stored binary data; circuit means responsive to an enabling signal for erasing said line busy signal bit from said storage location in said second additional recirculating memory when binary data is erased from the corresponding storage locations in said plurality of recirculating storage memories, and circuit means responsive to an enabling line busy check signal for transmitting a digital signal from any one of said storage locations in said second additional recirculating memory.

Claim 5

A control circuit for receiving and storing from an input highway time divided multiplex signals having a recurring assigned line time slot in a timing frame and for transmitting time divided multiplex signals on an output highway at switching time slots, said control circuit comprising: random access memory circuit means including a separate storage location for each of the digital signals in the timing frame, connected to the input and output highways for translating said time divided multiplex signals from said assigned line time slots to said switching time slots therebetween; circuit means connecting said random access memory circuit means to said input highway for storing in said random access memory circuit means the time divided multiplex switching signals in accordance with their assigned line time slots; a plurality of recirculating memories, each having a separate storage location therein for each of said storage locations in said random access storage circuit means, said storage locations in said plurality of recirculating memories continuously recirculating at the switching time slot rate in synchronism between the input and output thereof; circuit means responsive to an enabling signal for simultaneously storing digital bits of a binary number, the separate bits of which are applied in parallel to the inputs of said plurality of recirculating memories, into corresponding storage locations in each of the plurality of recirculating memories; circuit means responsive to an enabling signal for simultaneously erasing said diital bits stored in corresponding storage locations in said plurality of recirculating memories; and circuit means, connecting said output circuits of said plurality of recirculating memories to said random access memory circuit means, for controlling the switching time slots at which the tiMe divided multiplex signals are transmitted from said random access memory circuit means to the output highway wherein each stored binary number forms the address in said random access memory circuit means of the time divided multiplex signal to be transmitted when said stored binary number appears at the output circuits.

Claim 6

A control circuit for receiving and storing from an input highway time divided multiplex signals having a recurring assigned line time slot in a timing frame and for transmitting time divided multiplex signals on an output highway at switching time slots, said control circuit comprising: random access memory circuit means including a separate storage location for each of the digital signals in the timing frame, connected to the input and output highways for translating said time divided multiplex signals from said assigned line time slots to said switching time slots therebetween; circuit means connecting said random access memory circuit means to said input highway for storing in said random access memory circuit means the time divided multiplex switching signals in accordance with their assigned line time slots; a plurality of recirculating memories, each having a separate storage location therein for each of said storage locations in said random access storage circuit means, said storage locations in said plurality of recirculating memories continuously recirculating at the switching time slot rate in synchronism between the input and output thereof; circuit means responsive to an enabling signal for simultaneously storing digital bits of a binary number, the separate bits of which are applied in parallel to the inputs of said plurality of recirculating memories, into corresponding storage locations in each of the plurality of recirculating memories; circuit means responsive to an enabling signal for simultaneously erasing said diital bits stored in corresponding storage locations in said plurality of recirculating memories; and circuit means, connecting said output circuits of said plurality of recirculating memories to said random access memory circuit means, for controlling the switching time slots at which the tiMe divided multiplex signals are transmitted from said random access memory circuit means to the output highway wherein each stored binary number forms the address in said random access memory circuit means of the time divided multiplex signal to be transmitted when said stored binary number appears at the output circuits.

Claim 7

The control system as defined in claim 4 including: an additional recirculating memory having the same number of storage locations therein as in each of said plurality of recirculating memories and continuously circulating in synchronism therewith; circuit means responsive to an enabling signal for storing a digital bit into a storage location in said additional recirculating memory when a binary number is stored in the recorresponding storage location in said plurality of recirculating memories; circuit means responsive to an enabling signal for erasing a signal bit from a storage space in said additional recirculating memory when binary data is erased from the corresponding storage spaces in said plurality recirculating storage memories, and circuit means responsive to an enabling signal for transmitting a digital signal from said storage location in said additional recirculating memory indicating the busy-free condition of the corresponding storage spaces in said plurality of recirculating memories.

Claim 8

A control circuit as defined in claim 5 including: a second additional recirculating memory having the same number of storage locations therein as in each of said plurality of recirculating memories and continuously circulating in synchronism therewith; circuit means responsive to an enabling signal for storing a digital bit into a storage location in said second additional recirculating memory corresponding to the assigned time slot of the time divided multiplex signal being transmitted when binary data is stored in a storage location in said plurality of recirculating memories; circuit means responsive to an enabling signal for erasing a signal bit from a storage location in said second additional recirculating memory corresponding to the assigned time slot of the time divided multiplex signal inhibited from being transmitted when binary data is erased from the storage locations in said plurality of recirculating storage memories, and circuit means responsive to an enabling signal for transmitting a digital signal from any one of said storage locations in said second additional recirculating memory said digital signal indicating which of the time divided multiplex signals are being transmitted.

Claim 9

A control circuit for receiving and storing from an input highway time divided multiplex digital signals having a recurring assigned time slot in a timing frame and for transmitting said time divided multiplex signals on an output highway with the same or different time slots, said control circuit comprising: random access memory circuit means including a separate storage location for each of the digital signals in the timing frame, connected to the input and output highways for translating said time divided multiplex signals therebetween; a plurality of recirculating memories, each having a separate storage location therein for each of said storage locations in said random access storage circuit means, said storage locations in said plurality of recirculating memories continuously recirculating in synchronism between the input and output thereof; circuit means responsive to an enabling signal for simultaneously storing digital bits in corresponding storage locations in each of the plurality of recirculating memories of a binary number, the separate bits of which are simultaneously applied in parallel to the inputs of said plurality of recirculating memories to form a sequence of memory addresses stored therein; circuit means responsive to an enabling signal for simultaneously erasing digital bits stored in corresponding storage spaces in said plurality of recirculating memorIes; circuit means, connecting said output circuits of said plurality of recirculating memories to said random access memory circuit means, for controlling the storage of the time divided multiplex signals from said input highway by said random access memory circuit means, wherein said signals are stored according to the sequence of addresses stored in said plurality of recirculating memories, and circuit means connecting said random access memories to said output highway for transmitting from said random access memory circuit means the time divided multiplex switching signals in accordance with assigned time slots.

Claim 10

A control circuit for receiving and storing from an input highway time divided multiplex digital signals having a recurring assigned time slot in a timing frame and for transmitting said time divided multiplex signals on an output highway with the same or different time slots, said control circuit comprising: random access memory circuit means including a separate storage location for each of the digital signals in the timing frame, connected to the input and output highways for translating said time divided multiplex signals therebetween; a plurality of recirculating memories, each having a separate storage location therein for each of said storage locations in said random access storage circuit means, said storage locations in said plurality of recirculating memories continuously recirculating in synchronism between the input and output thereof; circuit means responsive to an enabling signal for simultaneously storing digital bits in corresponding storage locations in each of the plurality of recirculating memories of a binary number, the separate bits of which are simultaneously applied in parallel to the inputs of said plurality of recirculating memories to form a sequence of memory addresses stored therein; circuit means responsive to an enabling signal for simultaneously erasing digital bits stored in corresponding storage spaces in said plurality of recirculating memorIes; circuit means, connecting said output circuits of said plurality of recirculating memories to said random access memory circuit means, for controlling the storage of the time divided multiplex signals from said input highway by said random access memory circuit means, wherein said signals are stored according to the sequence of addresses stored in said plurality of recirculating memories, and circuit means connecting said random access memories to said output highway for transmitting from said random access memory circuit means the time divided multiplex switching signals in accordance with assigned time slots.

Claim 11

The control system as defined in claim 7 including: an additional recirculating memory having the same number of storage locations therein as in each of the said plurality of recirculating memories and continuously circulating in synchronism therewith; circuit means responsive to an enabling signal for storing a digital bit into a storage location in said additional recirculating memory when a binary number is stored in the corresponding storage locations in said plurality of recirculating memories; circuit means responsive to an enabling signal for erasing a signal bit from a storage space in said additional recirculating memory when digital data is erased from the corresponding storage location in said plurality recirculating storage memories, and circuit means responsive to an enabling signal for transmitting a digital signal from any one of said storage locations in said additional recirculating memory indicating the busyfree condition of the corresponding storage locations in said plurality of recirculating memories.

Claim 12

A control circuit as defined in claim 8 including: a second additional recirculating memory having the same number of storage locations therein as in each of the said plurality of recirculating memories and continuously circulating in synchronism therewith; circuit means responsive to an enabling signal for storing a digital bit into a storage location in said second additional recirculating memory corresponding to the assigned time slot of the time divided multiplex signal being transmitted when binary data is stored in storage locations in said plurality of recirculating memories; circuit means responsive to an enabling signal for erasing a signal bit from a storage location in said second additional recirculating memory corresponding to the assigned time slot of the time divided multiplex signal inhibited from being transmitted when digital data is erased from the storage locations in said plurality of recirculating storage memories, and circuit means responsive to an enabling signal for transmitting a digital signal from any one of said storage locations in said second additional recirculating memory for indicating which of the time divided multiplex signals are being transmitted.

Claim 13

In a digital switching network including a plurality of send random access memories for translating send time divided multiplex signals from assigned line time slots to switching time slots, a plurality of receive random access memories for translating send time divided multiplex signals from switching time slots to assigned line time slots, and a plurality of time switchable highways interconnecting every send memory with every receive memory wherein one of said signals is sequentially read into one of said send memories at an assigned line time slot and translated to a switching time slot by said send memory and switched over one of said highways at the translated switching time slot to one of said receive memories where it is translated back to an assigned line time slot, a control circuit comprising: means for receiving and storing from a processor digital control data wherein said control data includes a command word, a send line time slot address, a send random access memory address, a receive line time slot address, and a receive random access memory address; a plurality of send lIne stores each associated with a separate send random access memory, said send line stores each including means for storing send line time slot addresses at any of a plurality of recirculating storage locations corresponding to said switching time slots, means for transmitting a recirculating sequence of said send line time slot addresses to the associated send random access memory, means for erasing send line time slot addresses from any of said recirculating locatins, means for indicating which recirculating locations have a send line time slot address stored therein and are busy, and means for indicating which send line time slot addresses have been stored and are busy; a plurality of receive line stores each associated woth a separate receive random access memory, said receive line stores including means for storing receive line time slot addresses at any of a plurality of recirculating storage locations corresponding to said switching time slots, means for transmitting a recirculating sequence of said receive line time slot addresses to the associated receive random access memory, means for erasing receive line time slot addresses from any of said recirculating locations, and means for indicating which recirculating locations have receive line time slot addresses stored therein and are busy; means responsive to a said command word for decoding said send random access memory address and for enabling the send line store associated therewith; means responsive to said command word for decoding said receive random access memory address and for enabling the receive line store associated therewith; means responsive to the enabling of said receive and send line stores for comparing busy switching time slot indicating signals from said send and receive switching time slot indication means and for selecting a common free switching time slot therebetween; means responsive to the enabling of said send line store for comparing said busy send line indication with said send line address and for providing a send non-busy signal if the send line address has not been stored; means responsive to the enabling of said receive line store for comparing said busy receive line indication with said receive line address and for providing a receive nonbusy signal if the receive line addresses has not been stored; means responsive to the coincidence of said non-busy signals for storing the send line address in the send line store and the receive line address in the receive line store at the locations corresponding to the selected switching time slot; and means for enabling the highway between said enabled send and receive random access memories at the selected switching time slot wherein said highway has the same address as the receive random access memory address.

Claim 14

In a digital switching network including a plurality of send random access memories for translating send time divided multiplex signals from assigned line time slots to switching time slots, a plurality of receive random access memories for translating send time divided multiplex signals from switching time slots to assigned line time slots, and a plurality of time switchable highways interconnecting every send memory with every receive memory wherein one of said signals is sequentially read into one of said send memories at an assigned line time slot and translated to a switching time slot by said send memory and switched over one of said highways at the translated switching time slot to one of said receive memories where it is translated back to an assigned line time slot, a control circuit comprising: means for receiving and storing from a processor digital control data wherein said control data includes a command word, a send line time slot address, a send random access memory address, a receive line time slot address, and a receive random access memory address; a plurality of send lIne stores each associated with a separate send random access memory, said send line stores each including means for storing send line time slot addresses at any of a plurality of recirculating storage locations corresponding to said switching time slots, means for transmitting a recirculating sequence of said send line time slot addresses to the associated send random access memory, means for erasing send line time slot addresses from any of said recirculating locatins, means for indicating which recirculating locations have a send line time slot address stored therein and are busy, and means for indicating which send line time slot addresses have been stored and are busy; a plurality of receive line stores each associated woth a separate receive random access memory, said receive line stores including means for storing receive line time slot addresses at any of a plurality of recirculating storage locations corresponding to said switching time slots, means for transmitting a recirculating sequence of said receive line time slot addresses to the associated receive random access memory, means for erasing receive line time slot addresses from any of said recirculating locations, and means for indicating which recirculating locations have receive line time slot addresses stored therein and are busy; means responsive to a said command word for decoding said send random access memory address and for enabling the send line store associated therewith; means responsive to said command word for decoding said receive random access memory address and for enabling the receive line store associated therewith; means responsive to the enabling of said receive and send line stores for comparing busy switching time slot indicating signals from said send and receive switching time slot indication means and for selecting a common free switching time slot therebetween; means responsive to the enabling of said send line store for comparing said busy send line indication with said send line address and for providing a send non-busy signal if the send line address has not been stored; means responsive to the enabling of said receive line store for comparing said busy receive line indication with said receive line address and for providing a receive nonbusy signal if the receive line addresses has not been stored; means responsive to the coincidence of said non-busy signals for storing the send line address in the send line store and the receive line address in the receive line store at the locations corresponding to the selected switching time slot; and means for enabling the highway between said enabled send and receive random access memories at the selected switching time slot wherein said highway has the same address as the receive random access memory address.