Patent US3864552A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3864552A Expired / Lapsed US ⏱️ 0.0 years remaining

Speedclock

Assignee: Individual
•
Filing: 1973-03-15
•
Granted: 1975-02-04
•
Expires: 1993-03-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A speedclock includes means for generating a repetitive train of electrical pulses, and means coupled thereto for counting a given number of the pulses during successive incremental time periods. The given number of pulses are displayed as a predetermined increase in distance equal to a constant speed rate multiplied by the sum of the incremental time periods.

Inventors

  • 👤 Melvin Richard Phillips

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 22:49
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/64; H03K3/66; H03K3/70; G; G01; G01P; G01P1/00; G01P1/07; G01P1/08; G01P1/10; G01P1/103; G01P3/00; G01P3/42; G01P3/44; G01P3/48; G01P3/481; G01P3/489

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 184 words
An odometer and speedclock combination comprising: an odometer for measuring an actual distance of travel; means for generating a repetitive train of electric pulses; means coupled to said generating means for counting a given number of said pulses during successive incremental time periods, said number of pulses during each incremental time period being preselected to represent a predetermined increase in a distance equal to a constant speed rate multiplied by the sum of said incremental time periods; means positioned adjacent said odometer and coupled to the output of said counting means for displaying a count of said pulses as a desired distance of travel; a pulse eliminating circuit for selectively eliminating a number of input pulses per cycle of input pulses into said counting means; said input pulses into said counting means being proportional to an increase in a distance equal to a constant speed rate multiplied by the sum of said incremental time periods; and wherein said odometer and said display means are positioned such that said desired distance of travel can be readily compared to said actual distance measured by said odometer.
Claim 2
Dependent Claim 184 words
An odometer and speedclock combination comprising: an odometer for measuring an actual distance of travel; means for generating a repetitive train of electric pulses; means coupled to said generating means for counting a given number of said pulses during successive incremental time periods, said number of pulses during each incremental time period being preselected to represent a predetermined increase in a distance equal to a constant speed rate multiplied by the sum of said incremental time periods; means positioned adjacent said odometer and coupled to the output of said counting means for displaying a count of said pulses as a desired distance of travel; a pulse eliminating circuit for selectively eliminating a number of input pulses per cycle of input pulses into said counting means; said input pulses into said counting means being proportional to an increase in a distance equal to a constant speed rate multiplied by the sum of said incremental time periods; and wherein said odometer and said display means are positioned such that said desired distance of travel can be readily compared to said actual distance measured by said odometer.
Claim 3
Dependent Claim 16 words
The combination recited in claim 1 wherein said pulse train generating means comprises a crystal oscillator.
Claim 4
Dependent Claim 19 words
The combination recited in claim 2 further comprising binary counting means coupled to the output of said crystal oscillator.
Claim 5
Dependent Claim 23 words
The combination recited in claim 3 further comprising a dividing and pulse shaping circuit coupled to the output of said binary counting means.
Claim 6
Dependent Claim 70 words
The combination recited in claim 4 wherein said counting and displaying means comprises means for selecting a count of a number of pulses as said increase in a distance equal to a constant speed rate multiplied by the sum of said incremental time periods, said counting and displaying means being selectively coupled to the output of one of said dividing and pulse shaping circuit means and said pulse eliminating means.

References Cited (Backward Citations)

US3230383A Cited
US3209130A Cited
US3637996A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1978-02-03 1978-08-05 1979-02-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1982-02-03 1982-08-05 1983-02-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1986-02-03 1986-08-05 1987-02-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag