Patent US3845425A successfully refreshed from Google Patents.
US3845425A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for providing conditional and unconditional access to protected memory storage locations
Assignee: AG Communication Systems Corp
•
Filing: 1973-06-15
•
Granted: 1974-10-29
•
Expires: 1993-06-15
Abstract
Abstract A computer memory control arrangement includes a plurality of input/output ports for permitting a central processor connected to one port to access a main memory to obtain/or store data or instructions for enabling the central processor to effect call processing or maintenance operations and for permitting the transfer of other programs to the main memory from a drum control memory including at least one drum control unit connected to a further port. A port select circuit permits port selection on a priority basis when memory requests are received over more than one port simultaneously. In addition, while the memory request for a selected port is being processed, the selection of a second port for a second memory request can be initiated before the end of the memory cycle for the first selected port. Each drum control unit has an assigned block of data storage locations or an initialization table of any computer main memory. The central processor can effect a transfer of instructions from a designated drum control unit to the main memory by accessing the main memory and storing instructions in the initialization table for the designated drum control unit and thereafter sending an instruction to the drum control unit to enable the drum control unit to access its initialization table and effect the transfer indicated therein. Initialization table protection is provided by a circuit which prevents one drum control unit from writing into an initialization table of another drum control unit. A read only memory circuit prevents the drum control units and the central processor from writing into a preselected block of data storage locations of the main memory. In addition, a software protect read only memory circuit prevents the central processor from writing into blocks of data storage locations of the computer main memory while permitting the drum control units to write into such locations.
Inventors
- 👤 J Clements
- 👤 P Keehn
- 👤 L Jones
- 👤 P Zelinski
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 10:05
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/18; G06F12/00; G06F12/14; G06F12/1416; G06F12/1425; H; H04; H04Q; H04Q3/00; H04Q3/42; H04Q3/54; H04Q3/545; H04Q3/54508; H04Q3/54516; H04Q2213/00; H04Q2213/1305; H04Q2213/13109; H04Q2213/13376
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
344 words
In communication switcing system including switching network means and a data processing unit for controlling apparatus to effect connections over said switching network means, a memory control arrangement in said data processing unit including central processor means, main memory means having a plurality of addressable data storage locations for storing data words for use by said central processor means, each data word having a plurality of data bits and at least one memory protect bit, auxiliary memory means for storing further data words for use by said central processor means, and computer memory control means for permitting access to said main memory means by said auxiliary memory means or said central processor means, said computer memory control means having a plurality of input/output ports including a separate port for each of said auxiliary memory means and said central processor means for enabling said auxiliary memory means and said central processor means to address data storage locations of said main memory means over the associated port to permit modification or readout of a data word stored at an addressed location of said main memory means, port select means for selecting one of said ports in response to memory access data, including the address of a data storage location of said main memory means, supplied to said one port by the auxiliary memory means or the central processor means associated therewith, said port select means being operable to extend the address supplied over the selected port to said main memory means to effect the read out of the data word at the addressed location, first means enabled when the data word stored at the addressed location of said main memory means is read out for determining if the memory protect bit of the data word read out is in a first state indicating that the data word is protected, and second means controlled by said first means for normally preventing the central processor means from writing into said addressed location whenever the memory protect bit of the data word read out is in said first state.
Claim 2
Dependent Claim
344 words
In communication switcing system including switching network means and a data processing unit for controlling apparatus to effect connections over said switching network means, a memory control arrangement in said data processing unit including central processor means, main memory means having a plurality of addressable data storage locations for storing data words for use by said central processor means, each data word having a plurality of data bits and at least one memory protect bit, auxiliary memory means for storing further data words for use by said central processor means, and computer memory control means for permitting access to said main memory means by said auxiliary memory means or said central processor means, said computer memory control means having a plurality of input/output ports including a separate port for each of said auxiliary memory means and said central processor means for enabling said auxiliary memory means and said central processor means to address data storage locations of said main memory means over the associated port to permit modification or readout of a data word stored at an addressed location of said main memory means, port select means for selecting one of said ports in response to memory access data, including the address of a data storage location of said main memory means, supplied to said one port by the auxiliary memory means or the central processor means associated therewith, said port select means being operable to extend the address supplied over the selected port to said main memory means to effect the read out of the data word at the addressed location, first means enabled when the data word stored at the addressed location of said main memory means is read out for determining if the memory protect bit of the data word read out is in a first state indicating that the data word is protected, and second means controlled by said first means for normally preventing the central processor means from writing into said addressed location whenever the memory protect bit of the data word read out is in said first state.
Claim 3
Dependent Claim
87 words
A system as set forth in claim 1 wherein said port select means includes control means for normally inhibiting said seocnd means whenever the port associated with said auxiliary memory means is selected to permit said auxiliary memory means to write into a data storage location storing a protected data word, said control means enabling said second means whenever the port associated with said central processor means is selected to prevent said central processor means from writing into a data storage location storing a protected data word.
Claim 4
Dependent Claim
60 words
A system as set forth in claim 1 wherein said first means comprises a first status register means operable to provide a first output whenever the memory protect bit of the data word read out is in said first state and a second output whenever the memory protect bit of the data word read out is in a second state.
Claim 5
Dependent Claim
102 words
A system as set forth in claim 3 wherein said second means includes second status register means and inhibit means, said second status register means normally providing a first output for enabling said inhibit means to be responsive to said first output of said first status register means to prevent said central processor means form writing into a data storage location storing a protected data word, said second status register means being controllable to provide a second output to disable said inhibit means to thereby permit said central processor means to write into a data storage location storing a protected data word.
Claim 6
Dependent Claim
62 words
A system as set forth in claim 4 wherein said second status register means comprises a flip flop settable to first and second states to provide said first and second outputs, respectively, and wherein said port select means includes means for extending a command provided by said central processor means to said flip flop for selecting the status of said flip flop.
Claim 7
Dependent Claim
218 words
In a communication switching system including switching network means and a data processing unit for controlling apparatus to effect connections over said switching network means, said data processing unit including a memory control arrangement including a main memory means having a plurality of addressable data storage locations for storing multibit data words, at least first and second subsystem, and memory control means for permitting access to said memory means by said first and second subsystems in response to memory access data, including an address of a data storage location of said main memory means, supplied to said memory control means by said first and second subsystems, said memory control means including first means responsive to memory access data supplied by one of said subsystems for identifying the subsystem supplying the memory access data, second means for sensing the condition of at least one bit of the data word stored at the addressed data storage location of said main memory means, and third means controlled by said first and second means for conditionally preventing said first subsystem from writing into said addressed data storage location while enabling said second subsystem to write into said address data storage location whenever said one bit is sensed to be in a first state indicating that the data word stored therein is protected.
Claim 8
Dependent Claim
218 words
In a communication switching system including switching network means and a data processing unit for controlling apparatus to effect connections over said switching network means, said data processing unit including a memory control arrangement including a main memory means having a plurality of addressable data storage locations for storing multibit data words, at least first and second subsystem, and memory control means for permitting access to said memory means by said first and second subsystems in response to memory access data, including an address of a data storage location of said main memory means, supplied to said memory control means by said first and second subsystems, said memory control means including first means responsive to memory access data supplied by one of said subsystems for identifying the subsystem supplying the memory access data, second means for sensing the condition of at least one bit of the data word stored at the addressed data storage location of said main memory means, and third means controlled by said first and second means for conditionally preventing said first subsystem from writing into said addressed data storage location while enabling said second subsystem to write into said address data storage location whenever said one bit is sensed to be in a first state indicating that the data word stored therein is protected.
Claim 9
Dependent Claim
129 words
A system as set forth in claim 6 wherein said third means include inhibit means operable when enabled for inhibiting a write operation, and status mEans including a status register means settable to one state for preventing said first subsystem from writing into a data storage location in which the data word is protected, and settable to a second state for permitting said first subsystem to write into a data storage location in which the data word is protected, said status means being controlled by said first means to enable said inhibit means to be controlled by said second means to prevent a write operation whenever said first subsystem supplies memory access data to said memory control means while said status register means is set to said one state.
Claim 10
Dependent Claim
283 words
In a communication switching system including switching network means and a data processing unit for controlling appratus to effect connections over said switching netowrk means, said data processing unit including a memory control arrangement including a main memory means having a plurality of addressable data storage location for storing multibit data words, at least first and second subsystems and memory control means for permitting access to said main memory means by said subsystems in response to memory access data, including the address of a data storage location provided by one of said subsystems, a method of providing conditional access of data storage locations of said main memory means by said first subsystem, said method comprising identifying the subsystem supplying the memory access data to said memory control means, sensing the condition of at least one bit of the data word stored at the addressed data storage location of said main memory means to determine if the data word is protected, determining the condition of a status register which is settable to one state whenever the first subsystem is to be prevented from writing into a data storage location in which the data word is protected and settable to a another state whenever said first subsystem is to be permitted to write into a data storage location in which the data word is protected, inhibiting a write operation whenever the first subsystem addresses a data storage location in which the data word is protected while the status register is set to said one state, and enabling a write operation whenever said second subsystem supplies memory access data or said first subsystem supplies memory access data while status register is set to said other state.
Claim 11
Dependent Claim
283 words
In a communication switching system including switching network means and a data processing unit for controlling appratus to effect connections over said switching netowrk means, said data processing unit including a memory control arrangement including a main memory means having a plurality of addressable data storage location for storing multibit data words, at least first and second subsystems and memory control means for permitting access to said main memory means by said subsystems in response to memory access data, including the address of a data storage location provided by one of said subsystems, a method of providing conditional access of data storage locations of said main memory means by said first subsystem, said method comprising identifying the subsystem supplying the memory access data to said memory control means, sensing the condition of at least one bit of the data word stored at the addressed data storage location of said main memory means to determine if the data word is protected, determining the condition of a status register which is settable to one state whenever the first subsystem is to be prevented from writing into a data storage location in which the data word is protected and settable to a another state whenever said first subsystem is to be permitted to write into a data storage location in which the data word is protected, inhibiting a write operation whenever the first subsystem addresses a data storage location in which the data word is protected while the status register is set to said one state, and enabling a write operation whenever said second subsystem supplies memory access data or said first subsystem supplies memory access data while status register is set to said other state.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1977-10-28 | 1978-04-29 | 1978-10-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1981-10-28 | 1982-04-29 | 1982-10-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1985-10-28 | 1986-04-29 | 1986-10-29 | $7700.00 | Window Closed / Lapsed |