US3767984A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Schottky barrier type field effect transistor
Assignee: NEC Corp
•
Filing: 1972-09-13
•
Granted: 1973-10-23
•
Expires: 1992-09-13
Abstract
Abstract A Schottky barrier gate field effect transistor is capable of operating in the enhancement mode. The transistor includes a gallium arsenide layer formed on a substrate. The relationship between the thickness W and impurity concentration N of the gallium arsenide layer is given by the expression:
Inventors
- 👤 D Shinoda
- 👤 N Kawamura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 12:06
CPC Classifications
H; H10; H10D; H10D99/00; Y; Y10; Y10S; Y10S148/00; Y10S148/056; Y10S148/139
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
156 words
A Schottky barrier gate field effect transistor comprising a substrate of high resistivity, an n-type gallium arsenide layer formed on said substrate; source and drain electrodes attached to said gallium arsenide layer, and a gate electrode formed on a portion of the surface of said gallium arsenide layer between said source and drain electrodes, said gate electrode being made of a metal selected from the group consisting of aluminum, gold, nickel and chromium, said gallium arsenide layer having an impurity concentration ranging from 1 X 1015cm 3 to 1 X 1016cm 3 and a thickness meeting the condition given by 2 X 103cm 1/2< W . square root N < 3 X 103cm 1/2 where N and W represent, respectively, said impurity concentration and the thickness of said gallium arsenide layer measured at the portion of said layer lying beneath said gate electrode, whereby said field effect transistor is enabled to function in the enhancement mode.
Claim 2
Dependent Claim
156 words
A Schottky barrier gate field effect transistor comprising a substrate of high resistivity, an n-type gallium arsenide layer formed on said substrate; source and drain electrodes attached to said gallium arsenide layer, and a gate electrode formed on a portion of the surface of said gallium arsenide layer between said source and drain electrodes, said gate electrode being made of a metal selected from the group consisting of aluminum, gold, nickel and chromium, said gallium arsenide layer having an impurity concentration ranging from 1 X 1015cm 3 to 1 X 1016cm 3 and a thickness meeting the condition given by 2 X 103cm 1/2< W . square root N < 3 X 103cm 1/2 where N and W represent, respectively, said impurity concentration and the thickness of said gallium arsenide layer measured at the portion of said layer lying beneath said gate electrode, whereby said field effect transistor is enabled to function in the enhancement mode.
Claim 3
Dependent Claim
157 words
A Schottky barrier gate field effect transistor comprising a substrate of high resistivity, an n-type silicon layer formed on said substrate, source and drain electrodes attached to said silicon layer, and a gate electrode formed on a portion of the surface of said n-type silicon layer between said source and drain electrodes, said gate electrode being made of a material selected from the group consisting of molybdenum, platinum, gold, palladium, platinum silicide and palladium silicide, wherein said silicon layEr has an impurity concentration ranging from 1 X 1016cm 3 to 5 X 1016cm 3 and a thickness meeting the condition given by 2 X 103cm 1/2< W . Square Root N < 3 X 103cm 1/2 where N and W represent, respectively, said impurity concentration and the thickness of said silicon layer measured at the portion of said layer lying beneath said gate electrode, whereby said field effect transistor is enabled to function in the enhancement mode.
Claim 4
Dependent Claim
157 words
A Schottky barrier gate field effect transistor comprising a substrate of high resistivity, an n-type silicon layer formed on said substrate, source and drain electrodes attached to said silicon layer, and a gate electrode formed on a portion of the surface of said n-type silicon layer between said source and drain electrodes, said gate electrode being made of a material selected from the group consisting of molybdenum, platinum, gold, palladium, platinum silicide and palladium silicide, wherein said silicon layEr has an impurity concentration ranging from 1 X 1016cm 3 to 5 X 1016cm 3 and a thickness meeting the condition given by 2 X 103cm 1/2< W . Square Root N < 3 X 103cm 1/2 where N and W represent, respectively, said impurity concentration and the thickness of said silicon layer measured at the portion of said layer lying beneath said gate electrode, whereby said field effect transistor is enabled to function in the enhancement mode.
Claim 5
Dependent Claim
43 words
The transistor as claimed in claim 2, wherein said gate electrode is made of platinum silicide and wherein the thickness of the portion of said semiconductor layer lying beneath said gate electrode is in the range from 0.15 Mu to 0.3 Mu .
References Cited (Backward Citations)
US3516021A
Cited
US3657615A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1976-10-22 | 1977-04-23 | 1977-10-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1980-10-22 | 1981-04-23 | 1981-10-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1984-10-22 | 1985-04-23 | 1985-10-23 | $7700.00 | Window Closed / Lapsed |