Patent US3731279A successfully refreshed from Google Patents.
US3731279A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Control systems
Assignee: Individual
•
Filing: 1971-07-29
•
Granted: 1973-05-01
•
Expires: 1991-07-29
Abstract
Abstract A control system in accordance with this invention provides a Digital computer supervised electric control system for monitoring and controlling a plurality of separate variables each variable having an associated and individual measuring device and each measuring device having an associated and individual encoder.
Inventors
- 👤 J Halsall
- 👤 A Murrell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 08:25
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/48
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
285 words
A digital computer supervised control system for monitoring and controlling a plurality of separate variables, each variable having an associated and individual measuring device giving an electrical output signal and each measuring device having an associated and individual encoder, the control system comprising: A. means for supplying data representative of said variables to a computer, said means comprising: a plurality of continuous feedback encoders each including means for supplying as an input thereto, an electrical signal, representative of a separate one of said variables, each encoder being operable according to the continuous balance feedback prin-ciple to continuously track that associated variable, and each encoder including: 1. means for comparing its respective input with a feedback signal generated by said encoder to develop a comparator output; 2. means for applying said comparator output as a digital input to a counter which comprises a plurality of flip-flop stages and which operates in a cyclic progressive code in a manner such that each unit change in count of the counter is characterized by a single digit transition in said counter; and 3. means for converting the count of said counter to said feedback signal and for applying the feed-back signal to the comparing means, and B. gating means under the control of said computer for selectively applying, as inputs to the computer, at any time, and without synchronization for any duration, the contents of the counter of at least one of the said encoders during the continuous tracking operation thereof, the gating means for each counter including enabling means associated with each flip-flop stage of that counter and the contents of that counter, as distinguished by the states of the flip-flop stages being represented in cyclic progressive code.
Claim 2
Dependent Claim
285 words
A digital computer supervised control system for monitoring and controlling a plurality of separate variables, each variable having an associated and individual measuring device giving an electrical output signal and each measuring device having an associated and individual encoder, the control system comprising: A. means for supplying data representative of said variables to a computer, said means comprising: a plurality of continuous feedback encoders each including means for supplying as an input thereto, an electrical signal, representative of a separate one of said variables, each encoder being operable according to the continuous balance feedback prin-ciple to continuously track that associated variable, and each encoder including: 1. means for comparing its respective input with a feedback signal generated by said encoder to develop a comparator output; 2. means for applying said comparator output as a digital input to a counter which comprises a plurality of flip-flop stages and which operates in a cyclic progressive code in a manner such that each unit change in count of the counter is characterized by a single digit transition in said counter; and 3. means for converting the count of said counter to said feedback signal and for applying the feed-back signal to the comparing means, and B. gating means under the control of said computer for selectively applying, as inputs to the computer, at any time, and without synchronization for any duration, the contents of the counter of at least one of the said encoders during the continuous tracking operation thereof, the gating means for each counter including enabling means associated with each flip-flop stage of that counter and the contents of that counter, as distinguished by the states of the flip-flop stages being represented in cyclic progressive code.
Claim 3
Dependent Claim
52 words
means for applying said comparator output as a digital input to a counter which comprises a plurality of flip-flop stages and which operates in a cyclic progressive code in a manner such that each unit change in count of the counter is characterized by a single digit transition in said counter; and
Claim 4
Dependent Claim
52 words
means for applying said comparator output as a digital input to a counter which comprises a plurality of flip-flop stages and which operates in a cyclic progressive code in a manner such that each unit change in count of the counter is characterized by a single digit transition in said counter; and
Claim 5
Dependent Claim
59 words
A system as in claim 1 wherein said signal supplying means includes means for supplying an electrical signal whose frequency varies as a function of the associated variable and wherein said converting means includes means for selecting a given frequency signal in accordance with the count of said counter and applying said given frequency signal to said comparing means.
Claim 6
Dependent Claim
106 words
means for converting the count of said counter to said feedback signal and for applying the feed-back signal to the comparing means, and B. gating means under the control of said computer for selectively applying, as inputs to the computer, at any time, and without synchronization for any duration, the contents of the counter of at least one of the said encoders during the continuous tracking operation thereof, the gating means for each counter including enabling means associated with each flip-flop stage of that counter and the contents of that counter, as distinguished by the states of the flip-flop stages being represented in cyclic progressive code.
Claim 7
Dependent Claim
106 words
means for converting the count of said counter to said feedback signal and for applying the feed-back signal to the comparing means, and B. gating means under the control of said computer for selectively applying, as inputs to the computer, at any time, and without synchronization for any duration, the contents of the counter of at least one of the said encoders during the continuous tracking operation thereof, the gating means for each counter including enabling means associated with each flip-flop stage of that counter and the contents of that counter, as distinguished by the states of the flip-flop stages being represented in cyclic progressive code.
Claim 8
Dependent Claim
31 words
A control system according to claim 1 wherein at least one encoder is associated with a digital controller which is included in a control loop under supervision of the digital computer.
Claim 9
Dependent Claim
274 words
A control system according to claim 1 wherein the counter is capable of counting pulses in Gray code up to a maximum of 2n and comprises: a. n stages of flip-flops of a type which delays a change in the output state thereof until the initiating input to the flip-flop has terminated; b. a single input line for receiving pulses to be counted; c. a multiple input enabling means associated with each flip-flop stage, each enabling means having a first one of its inputs connected to said input line; d. output lines from said flip-flop stages for carrying as the counter output a Gray coded equivalent of the total number of pulses received on said input line; e. n-1 logic circuits connected to said flip-flop output lines for generating as a single output from said circuits a parity signal which is a function of the Gray code output of said counter; f. an additional logic circuit to which is suppLied as inputs the parity signal and a direction control signal, said additional circuit having an output which is applied to a second one of the inputs of the multiple input enabling means associated with the first of said n flip-flop stages to thereby control the change of state of said first flip-flop stage as a function of the input, parity and direction control signals; and g. means for connecting second ones of the inputs of the remaining flip-flop stages directly to output lines of the flip-flop stages next preceding and through further logic circuits to output lines of any remaining preceding stages of flip-flops as well as the input, parity and direction control signals.
Claim 10
Dependent Claim
40 words
A control system according to claim 4 including a pulse generator for feeding signal pulses to a control unit which serves to feed signal pulses from the control unit to the plurality of flip-flops and to a direction control means.
Claim 11
Dependent Claim
54 words
A control system according to claim 4 in which the input signal to the said encoder form a first input signal to the comparator and in which a second input signal fed to the comparator is a feed back signal consisting of the product of the contents of the counter and a reference signal.
Claim 12
Dependent Claim
34 words
A system according to claim 6 wherein the measured variable and the reference signal are both analog voltage signals and the system includes a digital/analog converter for producing an analog voltage feed back signal.
Claim 13
Dependent Claim
60 words
A system according to claim 6 wherein the measured variable and the reference signal are both frequency signals and the system includes a binary scaler unit for receiving the reference frequency and a frequency selection unit for receiving output from the binary scaler unit and the content of the counter for producing a frequency feed back signal to the comparator.
Claim 14
Dependent Claim
53 words
A system according to claim 4 including a binary comparator for comparing the contents of the counter with a discontinuous binary input under the command of an enter/hold control input, the output signal of the binary comparator being transmitted to a control unit which selectively permits signals to be fed to the counter.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1976-04-30 | 1976-10-30 | 1977-05-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1980-04-30 | 1980-10-30 | 1981-05-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1984-04-30 | 1984-10-30 | 1985-05-01 | $7700.00 | Window Closed / Lapsed |