Patent US1897625A successfully refreshed from Google Patents.
Patent US3657657A successfully refreshed from Google Patents.
US3657657A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital sine wave generator
Assignee: Individual
•
Filing: 1970-08-03
•
Granted: 1972-04-18
•
Expires: 1990-08-03
Abstract
Abstract An accurate source of constant frequency pulses drives an adjustable modulus digital divider, which divides the input pulse repetition rate by exact integers. The pulse repetition rate of the output of the divider is made directly proportional to the desired frequency of a sine wave that is to be generated. The output of the divider continuously clocks a four-bit binary updown counter from the all-zero condition to the all-one condition and then back down cyclically. This up-down counter programs a digital sine wave decoder in which logic circuits convert the binary pattern from the output of the up-down counter into a binary pattern that is a stepwise approximation to a sine wave. A conventional digital-to-analog converter converts the binary pattern from the sine wave decoder into a corresponding analog signal, which is filtered to remove undesirable frequency components. The result is a reasonably pure sine wave whose frequency is accurately controlled by the pulse repetition rate from the variable modulus divider.
Inventors
- 👤 William T Jefferson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 17:48
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/22; G06F; G06F1/00; G06F1/02; G06F1/03; G06F1/035; G06G7/26; G06G7/28; H; H03; H03K; H03K4/00; H03K4/02; H03K4/026; H04; H04L; H04L27/00; H04L27/10; H04L27/12; H04L27/122; G06F2101/00; G06F2101/04
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
82 words
A digital waveform generator comprising means for generating a serial pulse train, counting means for receiving said serial pulse train and continuously counting pulses in said pulse train in a uniform cycle, and for providing a first binary coded output corresponding to said count, and code conversion means receiving only said first binary coded output and connected to said means for generating only through said counting means for modifying said output to provide a second binary coded output approxImating a trigonometric function.
Claim 2
Dependent Claim
82 words
A digital waveform generator comprising means for generating a serial pulse train, counting means for receiving said serial pulse train and continuously counting pulses in said pulse train in a uniform cycle, and for providing a first binary coded output corresponding to said count, and code conversion means receiving only said first binary coded output and connected to said means for generating only through said counting means for modifying said output to provide a second binary coded output approxImating a trigonometric function.
Claim 3
Dependent Claim
18 words
The generator of claim 1 wherein the trigonometric function approximated by said code conversation means is a sine.
Claim 4
Dependent Claim
37 words
The generator of claim 2 having a digital-to-analog converter receiving the sine approximation from said code conversation and filter means fed by the output from said converter for smoothing said sine approximation to a smooth sine wave.
Claim 5
Dependent Claim
51 words
The generator of claim 2 wherein said means for generating a serial pulse train comprises oscillator means for generating a stable frequency, and a modulo-X divider means for dividing said stable frequency by a predetermined number to provide a serial pulse train having a repetition rate dependent on said predetermined number.
Claim 6
Dependent Claim
33 words
The generator of claim 4 further comprising, digital-to-analog converter means receiving said binary coded output from the code conversion means to provide an analog signal in response to the second binary coded output.
Claim 7
Dependent Claim
145 words
The generator of claim 5 wherein said counting means provides a 4-bit binary coded output to said conversion means on four parallel lines which is continuously and cyclicly varying from a decimal value of 0 to 15 to 0, and wherein said conversion means modifies said binary coded output by providing a 4-bit, 4 line parallel binary coded converted output having its least significant bit corresponding to the second least significant bit of the counter means output, its most significant bit corresponding to the most significant bit of the counter means output, its second most significant bit corresponding to ADB + CD + AC + BC, and its second least significant bit corresponding to ABC + ABD + ABC + ABD, where D,C,B, and A are the outputs of the counter means in descending order of significance and the operations are those of Boolean algebra.
Claim 8
Dependent Claim
142 words
The generator of claim 1 wherein said counting means provides a 4-bit binary coded output on four parallel lines, said output continuously and cyclicly varying from a decimal value of 0 to 15 to 0, and wherein said conversation means modifies said binary coded output by providing a 4-bit, 4 line parallel binary coded output having its least significant bit corresponding to the second least significant bit of the the counter means output, its most significant bit corresponding to the most significant bit of the counter means output, its second most significant bit corresponding to ABD + CD + AC + BC and its second least significant bit corresponding to ABC + ABD + ABC + ABD, where D, C,B, and A are the outputs of the counter means in descending order of significance and the operations are those of Boolean algebra.
Claim 9
Dependent Claim
139 words
A digital sine wave generator, including in combination: oscillator means for generating a stable base frequency, a modulo-X divider receiving the output of said oscillator means and dividing it by a selected integer, a four-bit binary up-down counter receiving the output from said divider, up-down control means also receiving the output from said divider for reversing said up-down counter at each end of its counting cycle to keep it continuously counting up then down then up and so on, four-bit binary sine-wave decoder means receiving as its sole input the output from said counter and providing a four-bit binary coded output, a four-bit binary digital-to-analog converter receiving the output from said decoder means and providing a sine wave approximation as its output, and filter means receiving the output from said converter and smoothing it to a true sine wave.
Claim 10
Dependent Claim
139 words
A digital sine wave generator, including in combination: oscillator means for generating a stable base frequency, a modulo-X divider receiving the output of said oscillator means and dividing it by a selected integer, a four-bit binary up-down counter receiving the output from said divider, up-down control means also receiving the output from said divider for reversing said up-down counter at each end of its counting cycle to keep it continuously counting up then down then up and so on, four-bit binary sine-wave decoder means receiving as its sole input the output from said counter and providing a four-bit binary coded output, a four-bit binary digital-to-analog converter receiving the output from said decoder means and providing a sine wave approximation as its output, and filter means receiving the output from said converter and smoothing it to a true sine wave.
Claim 11
Dependent Claim
47 words
The generator of claim 8 wherein said decoder means provides a direct 20 output without gates, a direct 23 output without gates, a 21 output through four AND gates feeding through one OR gate, and a 22 output through four AND gates feeding through one OR gate.
Claim 12
Dependent Claim
46 words
The generator of claim 8 wherein said control means comprises two four-input AND gates, each connected to half of the outputs from said counter, and a J-K flip flop connected to the output from said AND gates and connected to said counter by a control line.
References Cited (Backward Citations)
US3036223A
Cited
US3215860A
Cited
US3340476A
Cited
US3500213A
Cited
US3340469A
Cited
US3430073A
Cited
US3551826A
Cited
US3544906A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1975-04-18 | 1975-10-18 | 1976-04-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1979-04-18 | 1979-10-18 | 1980-04-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1983-04-18 | 1983-10-18 | 1984-04-18 | $7700.00 | Window Closed / Lapsed |