Patent US3582749A successfully refreshed from Google Patents.
Patent US3639844A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3639844A Expired / Lapsed US ⏱️ 0.0 years remaining

Electronic timer for a multiple function appliance

Assignee: Whirlpool Corp
•
Filing: 1969-06-27
•
Granted: 1972-02-01
•
Expires: 1989-06-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An electronic timer for a multiple function appliance, having a source of alternating reference signal connected with a divider which provides a signal at a submultiple of the reference signal frequency. A series of J-K flip-flops forms a counter which establishes plural timing periods. On termination of a function of the appliance, the counter is automatically reset.

Inventors

  • 👤 Joseph Karklys

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 22:26
CPC Classifications
G; G05; G05B; G05B19/00; G05B19/02; G05B19/04; G05B19/07

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 92 words
An electronic timer, comprising: a source of alternating reference signal at a reference frequency; a divider circuit connected with said source for deriving therefrom reference signals at a submultiple of said reference frequency; a counter connected with said divider to establish a plurality of different preselected timing periods; and means operative selectively on termination of a first preselected one of said different timing periods or generation of a signal externally of the timer for resetting said counter and initiating a subsequent preselected timing period in synchronization with said submultiple frequency reference signals.
Claim 2
Dependent Claim 92 words
An electronic timer, comprising: a source of alternating reference signal at a reference frequency; a divider circuit connected with said source for deriving therefrom reference signals at a submultiple of said reference frequency; a counter connected with said divider to establish a plurality of different preselected timing periods; and means operative selectively on termination of a first preselected one of said different timing periods or generation of a signal externally of the timer for resetting said counter and initiating a subsequent preselected timing period in synchronization with said submultiple frequency reference signals.
Claim 3
Dependent Claim 30 words
The timer of claim 1 in which said counter has plural flip-flops each having input means, and said resetting means includes means for applying reset signals to said input means.
Claim 4
Dependent Claim 26 words
The timer of claim 2 including means for deriving a reset signal of one polarity and applying said signal to the input means of said flip-flops.
Claim 5
Dependent Claim 143 words
An electronic timer, comprising: a source of alternating reference signal at a reference frequency; a divider circuit connected with said source for deriving therefrom reference signals at a submultiple of said reference frequency; a counter connected with said divider to establish a plurality of timing periods; and means operative on termination of a timing period for resetting said couNter, said means for generating the reset signal comprising a pair of serially connected, two input NAND gates, the first having one input connected with a source of signal representing termination of the timing period and its output connected with one input of the second gate, the other input of the second gate being connected with said source of reference signal and the output of said second gate being connected to provide the second input of the first gate and to reset said counter circuits.
Claim 6
Dependent Claim 143 words
An electronic timer, comprising: a source of alternating reference signal at a reference frequency; a divider circuit connected with said source for deriving therefrom reference signals at a submultiple of said reference frequency; a counter connected with said divider to establish a plurality of timing periods; and means operative on termination of a timing period for resetting said couNter, said means for generating the reset signal comprising a pair of serially connected, two input NAND gates, the first having one input connected with a source of signal representing termination of the timing period and its output connected with one input of the second gate, the other input of the second gate being connected with said source of reference signal and the output of said second gate being connected to provide the second input of the first gate and to reset said counter circuits.
Claim 7
Dependent Claim 119 words
An electronic timer for use with a multiple function appliance, comprising: a source of alternating reference signal at a reference frequency; a divider circuit connected with said source for deriving therefrom reference signals at a submultiple of said reference frequency; a counter connected with said divider to establish a plurality of different preselected timing periods; means operative selectively on termination of a first preselected one of said different timing periods or generation of a signal externally of the timer for resetting said counter and initiating a subsequent preselected timing period in synchronization with said submultiple frequency reference signals; and means for providing a command signal to initiate a timed operation of the appliance for said subsequent preselected timing periods.
Claim 8
Dependent Claim 119 words
An electronic timer for use with a multiple function appliance, comprising: a source of alternating reference signal at a reference frequency; a divider circuit connected with said source for deriving therefrom reference signals at a submultiple of said reference frequency; a counter connected with said divider to establish a plurality of different preselected timing periods; means operative selectively on termination of a first preselected one of said different timing periods or generation of a signal externally of the timer for resetting said counter and initiating a subsequent preselected timing period in synchronization with said submultiple frequency reference signals; and means for providing a command signal to initiate a timed operation of the appliance for said subsequent preselected timing periods.
Claim 9
Dependent Claim 23 words
The timer of claim 5 wherein the function of said appliance is terminated in accordance with a selected timing period of said counter.
Claim 10
Dependent Claim 21 words
The timer of claim 5 further including means for terminating said appliance function in accordance with a condition of the appliance.
Claim 11
Dependent Claim 18 words
The electronic timer of claim 5 including means for deriving an appliance control signal from said reset means.
Claim 12
Dependent Claim 46 words
The timer of claim 5 including means for synchronizing said resetting means with said reference signal so that the timing period for the subsequent function of said appliance may be established with accuracy to ensure a full timing period for such subsequent function of the appliance.
Claim 13
Dependent Claim 149 words
An electronic timer for use with a multiple function appliance, comprising: means providing an alternating reference signal; a counter responsive to said reference signal for establishing a plurality of different timing periods; means responsive to termination of a function of said appliance for resetting said counter; means for controlling operation of the appliance selectively as a function of said timing periods; and means for synchronizing said resetting means with said reference signal comprising a pair of serially connected, two input NAND gates, the first having one input connected with a source of signal representing termination of the timing period and its output connected with one input of the second gate, the other input of the second gate being connected with said source of reference signal and the output of said second gate being connected to provide the second input of the first gate and to reset said counter circuits.
Claim 14
Dependent Claim 149 words
An electronic timer for use with a multiple function appliance, comprising: means providing an alternating reference signal; a counter responsive to said reference signal for establishing a plurality of different timing periods; means responsive to termination of a function of said appliance for resetting said counter; means for controlling operation of the appliance selectively as a function of said timing periods; and means for synchronizing said resetting means with said reference signal comprising a pair of serially connected, two input NAND gates, the first having one input connected with a source of signal representing termination of the timing period and its output connected with one input of the second gate, the other input of the second gate being connected with said source of reference signal and the output of said second gate being connected to provide the second input of the first gate and to reset said counter circuits.
Claim 15
Dependent Claim 32 words
The electronic timer of claim 1 for use with a multiple function appliance, wherein each of said timing periods has a duration inversely proportional to the frequency of the alternating reference signal.
Claim 16
Dependent Claim 55 words
The timer of claim 9 wherein said source of alternating reference signal includes a powerline providing a sine wave reference signal and the means for synchronizing said resetting means includes means for generating a reference signal having a frequency which is a submultiple of said sine wave reference signal which is applied to said counter.
Claim 17
Dependent Claim 32 words
An electronic timer as claimed in claim 11 wherein said timer is responsive to an end-of-function signal generated by a control logic externally of said timer upon termination of a timed function.
Claim 18
Dependent Claim 33 words
An electronic timer as claimed in claim 11 wherein said timer is responsive to an end-of-function signal generated externally of said timer by an appliance in accordance with a condition of the appliance.

References Cited (Backward Citations)

US2970226A Cited
US3378703A Cited
US3376546A Cited
US3383525A Cited
US3539153A Cited
US3464673A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-01-31 1975-08-02 1976-02-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-01-31 1979-08-02 1980-02-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-01-31 1983-08-02 1984-02-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag