Patent US3622877A successfully refreshed from Google Patents.
US3622877A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for testing modulator demodulator units for transmission errors and indicating the errors per power of 10
Assignee: Lockheed Martin Corp
•
Filing: 1969-11-07
•
Granted: 1971-11-23
•
Expires: 1989-11-07
Abstract
Abstract Test apparatus for testing and recording either accumulated errors or the probability of error for either synchronous or asynchronous digital data modulator/demodulator units (modems). The modem tester includes a test generator which under the control of a bit rate selector and a sequence mode selector generates a bit test sequence. The bit test sequence is modulated by the modulator portion of a modem under test and is then applied to the demodulator portion of either the same or a different modem under test. The modem tester further includes a reference bit sequence generator and a data synchronization network responsive to the bit test sequence after demodulation for synchronizing the reference bit sequence generator with the test sequence received from the demodulator under test. The received test sequence and the referenced sequence are compared with disagreements of the comparison being accumulated in an error counter. For testing asynchronous modems, a bit synchronization network is provided to maintain the sampling window of the comparator at substantially the middle of a bit period. In order to display probability of error, the mode sequence selector is settable to any one of plural total bits indicia expressed as powers of 10 on the display panel. A total bit counter responds to such settings to inhibit further operation of the error counter after a number of bit periods equal to the setting of the selector such that the total errors per power of 10 bits is displayed directly on the display panel.
Inventors
- 👤 Kenneth R Macdavid
- 👤 Donald G Shuda
- 👤 John F Leaver Jr
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-22 22:37
CPC Classifications
H; H04; H04L; H04L1/00; H04L1/24; H04L1/242; H04L1/241
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
188 words
A tester for testing a transmission path including a modulator unit and a demodulator unit by applying a bit test sequence to the path and receiving therefrom said test sequence after modulation and demodulation by said unitS, comprising; a source of clock signals, first means responsive to said clock signals for generating said bit test sequence for application to said transmission path under test; second means responsive to said clock signals for generating a reference bit sequence identical to said test bit sequence; comparator means enabled during each bit period by a sampling pulse to compare a sample of said reference sequence and of said received sequence, synchronization means including 1. means for synchronizing said reference sequence generating means with said received bit sequence; and 2. means responsive to said received bit sequence and to said clock signals for producing said sampling pulse substantially in the middle of a bit period; means responsive to said comparator means for accumulating errors of disagreement between the samples of the reference and received bit sequences; and a display panel including means responsive to said error accumulating means for displaying accumulated errors.
Claim 2
Dependent Claim
188 words
A tester for testing a transmission path including a modulator unit and a demodulator unit by applying a bit test sequence to the path and receiving therefrom said test sequence after modulation and demodulation by said unitS, comprising; a source of clock signals, first means responsive to said clock signals for generating said bit test sequence for application to said transmission path under test; second means responsive to said clock signals for generating a reference bit sequence identical to said test bit sequence; comparator means enabled during each bit period by a sampling pulse to compare a sample of said reference sequence and of said received sequence, synchronization means including 1. means for synchronizing said reference sequence generating means with said received bit sequence; and 2. means responsive to said received bit sequence and to said clock signals for producing said sampling pulse substantially in the middle of a bit period; means responsive to said comparator means for accumulating errors of disagreement between the samples of the reference and received bit sequences; and a display panel including means responsive to said error accumulating means for displaying accumulated errors.
Claim 3
Dependent Claim
62 words
means responsive to said received bit sequence and to said clock signals for producing said sampling pulse substantially in the middle of a bit period; means responsive to said comparator means for accumulating errors of disagreement between the samples of the reference and received bit sequences; and a display panel including means responsive to said error accumulating means for displaying accumulated errors.
Claim 4
Dependent Claim
62 words
means responsive to said received bit sequence and to said clock signals for producing said sampling pulse substantially in the middle of a bit period; means responsive to said comparator means for accumulating errors of disagreement between the samples of the reference and received bit sequences; and a display panel including means responsive to said error accumulating means for displaying accumulated errors.
Claim 5
Dependent Claim
61 words
The invention according to claim 1 wherein a selector mounted on said display panel is settable to any one of a plurality of bit sequences according to indicia adjacent thereto on said display panel; and wherein each of said first and second means includes programmable means responsive to said selector for generating a selected one of said plurality of bit sequences.
Claim 6
Dependent Claim
77 words
The invention according to claim 2 wherein said selector is further settable to any one of plural total bits indicia expressed as powers of 10 on said panel; and wherein means responsive to said selector being placed in a total bits setting inhibits further operation of said error accumulator after a number of bit periods equal to the setting of said selector whereby the total errors per power of 10 bits is displayed directly on said panel.
Claim 7
Dependent Claim
212 words
Test apparatus for testing a transmission path including a modulator unit and a demodulator unit by applying a test bit sequence to the path and receiving therefrom said test sequence after modulation and demodulation by said units, comprising first means for generating said test bit sequence for application to said transmission path under test; second means for generating a reference bit sequence identical to said test bit sequence; comparator means for comparing samples of said reference sequence and of said received sequence during each bit period; synchronization means for synchronizing said reference sequence generating means with said received bit sequence; means responsive to said comparator means for accumulating errors of disagreement between the reference and received bit sequences; a display panel having first means mounted thereon responsive to said error accumulating means for displaying accumulated errors and having further mounted thereon a selector which is settable to any one of a plurality of total bits indicia expressed as powers of 10 on said panel; and means responsive to said selector being placed in total bits setting for inhibiting further operation of said error accumulator after a number of bit periods equal to the setting of said selector whereby the total errors per power of 10 bits is displayed directly on said panel.
Claim 8
Dependent Claim
212 words
Test apparatus for testing a transmission path including a modulator unit and a demodulator unit by applying a test bit sequence to the path and receiving therefrom said test sequence after modulation and demodulation by said units, comprising first means for generating said test bit sequence for application to said transmission path under test; second means for generating a reference bit sequence identical to said test bit sequence; comparator means for comparing samples of said reference sequence and of said received sequence during each bit period; synchronization means for synchronizing said reference sequence generating means with said received bit sequence; means responsive to said comparator means for accumulating errors of disagreement between the reference and received bit sequences; a display panel having first means mounted thereon responsive to said error accumulating means for displaying accumulated errors and having further mounted thereon a selector which is settable to any one of a plurality of total bits indicia expressed as powers of 10 on said panel; and means responsive to said selector being placed in total bits setting for inhibiting further operation of said error accumulator after a number of bit periods equal to the setting of said selector whereby the total errors per power of 10 bits is displayed directly on said panel.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1974-11-22 | 1975-05-24 | 1975-11-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1978-11-22 | 1979-05-24 | 1979-11-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1982-11-22 | 1983-05-24 | 1983-11-23 | $7700.00 | Window Closed / Lapsed |