Patent US3562625A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3562625A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus for controlling the mean value of current supplied by an alternating current source to an electric apparatus

Assignee: Compagnie Generale dAutomatisme SA
•
Filing: 1967-10-11
•
Granted: 1971-02-09
•
Expires: 1987-10-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Device for regulating the mean value of current supplied by an AC current source to an electrical apparatus, dependent on data supplied by a computer, comprising a cycle counter having N binary flip-flops providing N binary signal combinations of a series of 2N pulses and a control arrangement responsive to the computer for applying one of 2N combinations of said N binary signals in control of the current supplied to said electrical apparatus.

Inventors

  • 👤 Jean Van Den Broek D Obrenan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 11:15
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/60; G06F7/68; H; H02; H02M; H02M1/00; H02M1/08; H02M1/081; H02M1/082; H02M1/083; H02M7/00; H02M7/02; H02M7/04; H02M7/12; H02M7/145; H02M7/155; H02M7/1555; H02M7/1557; H02M7/162; H02M7/1623; H02M7/1626

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 200 words
An apparatus for controlling the mean value of current supplied to a load device for a source of alternating current comprising: current control means connected in series with said load device to said alternating current source for selectively connecting said load device to said alternating current source upon actuation thereof; detector means connected to said alternating current source for producing an output pulse at each passage of the current from said source through a prescribed value to produce a series of clock pulses; timing means including binary counter means having N stages for providing a plurality of output signals in 2N combinations in synchronism with said clock pulses, and first gating means connected to said detector means and said binary counter means for passing N of said output signal combinations corresponding to 2* through 2N connected to said detector means for generating N output signals in synchronism with said clock pulses where N is an integer, said output signals representing the combinations 2* through 2N iof a sequence 2N consecutive pulses; and control means selectively connecting at least one of said N output signals to said current control means for effecting periodic actuation thereof during each sequence of 2N pulses.
Claim 2
Independent Claim 200 words
An apparatus for controlling the mean value of current supplied to a load device for a source of alternating current comprising: current control means connected in series with said load device to said alternating current source for selectively connecting said load device to said alternating current source upon actuation thereof; detector means connected to said alternating current source for producing an output pulse at each passage of the current from said source through a prescribed value to produce a series of clock pulses; timing means including binary counter means having N stages for providing a plurality of output signals in 2N combinations in synchronism with said clock pulses, and first gating means connected to said detector means and said binary counter means for passing N of said output signal combinations corresponding to 2* through 2N connected to said detector means for generating N output signals in synchronism with said clock pulses where N is an integer, said output signals representing the combinations 2* through 2N iof a sequence 2N consecutive pulses; and control means selectively connecting at least one of said N output signals to said current control means for effecting periodic actuation thereof during each sequence of 2N pulses.
Claim 3
Dependent Claim 68 words
An apparatus as defined in claim 1 wherein each stage of said counter means provides first or second complementary outputs, and said first gating means includes a first AND gate for each stage of said counter means, connected thereto so as to provide an output only when the first output of the stage corresponding thereto is the only first output provided by the stages of said counter means.
Claim 4
Dependent Claim 35 words
An apparatus as defined in claim 1 wherein said control means includes second gating means selectively connecting said N output signals to said current control means in one of 2N combinations for controlling actuation thereof.
Claim 5
Dependent Claim 37 words
An apparatus as defined in claim 3 wherein said control means further includes gating control means selectively providing a control signal on N outputs in one of 2N combinations for controlling operation of said second gating means.
Claim 6
Dependent Claim 55 words
An apparatus as defined in claim 4 wherein said second gating means includes N second AND gates, each connected to one output of said gating control means and one output of said first gating means, and an OR gate connected to each second AND gate and having its output connected to said current control means.
Claim 7
Dependent Claim 69 words
An apparatus as defined in claim 4 wherein said gating control means includes computer means selectively providing first and second output and additional binary counter means having N stages providing N outputs in one of 2N combinations as determined by the count registered therein, said first and second outputs of said computer means being connected to said additional binary counter means for increasing and decreasing the count thereof, respectively.
Claim 8
Dependent Claim 376 words
Apparatus for controlling the mean value of the current supplied to an electrical apparatus comprising an alternating current source and a rectifier device having a control electrode connected in series with the said apparatus, detector means connected to said current source for detecting the passage of the voltage generated thereby through a predetermined value and for emitting a pulse of calibrated value at each passage of the said value, computer means having N outputs capable of representing any number between 1 and 2N, the adjustment of the mean value of the current passing through the said apparatus being effected in accordance with a program fed to the computer means by rendering the said rectifier device conductive for a number r of current cycles, each of a duration equal to T, distributed over a duration 2NT, the value r being determined in accordance with the program established by said computer means, the output of the said detector means emitting calibrated pulses of period T being connected to the input of an electronic device comprising a first counter of the binary type having N bistable flip-flops each of which has a first output and a second output, and N AND circuits having 2, 3, ..... N + 1 inputs, respectively, the N first inputs of the said AND circuits being connected to the output of said detector means, and the other inputs of each circuit being connected, respectively, to the first output of the flip-flop of like order and to the second outputs of the flip-flops of lower order having N outputs capable of producing at its respective outputs trains of pulses of periods 2T, 4T, ..... 2NT time-delayed in relation to the first calibrated pulse of the train of pulses of period T by times O, T, 2T, 2N- 1 T respectively, the N outputs of said electronic device being connected respectively to N first inputs of N AND circuits each having two inputs and one output, the N second inputs being connected Respectively to the N outputs of said computer means, each of the outputs of the aforesaid N AND circuits being connected to each of the N inputs of an OR circuit whose output is connected to the control electrode of the aforesaid rectifier device.
Claim 9
Dependent Claim 376 words
Apparatus for controlling the mean value of the current supplied to an electrical apparatus comprising an alternating current source and a rectifier device having a control electrode connected in series with the said apparatus, detector means connected to said current source for detecting the passage of the voltage generated thereby through a predetermined value and for emitting a pulse of calibrated value at each passage of the said value, computer means having N outputs capable of representing any number between 1 and 2N, the adjustment of the mean value of the current passing through the said apparatus being effected in accordance with a program fed to the computer means by rendering the said rectifier device conductive for a number r of current cycles, each of a duration equal to T, distributed over a duration 2NT, the value r being determined in accordance with the program established by said computer means, the output of the said detector means emitting calibrated pulses of period T being connected to the input of an electronic device comprising a first counter of the binary type having N bistable flip-flops each of which has a first output and a second output, and N AND circuits having 2, 3, ..... N + 1 inputs, respectively, the N first inputs of the said AND circuits being connected to the output of said detector means, and the other inputs of each circuit being connected, respectively, to the first output of the flip-flop of like order and to the second outputs of the flip-flops of lower order having N outputs capable of producing at its respective outputs trains of pulses of periods 2T, 4T, ..... 2NT time-delayed in relation to the first calibrated pulse of the train of pulses of period T by times O, T, 2T, 2N- 1 T respectively, the N outputs of said electronic device being connected respectively to N first inputs of N AND circuits each having two inputs and one output, the N second inputs being connected Respectively to the N outputs of said computer means, each of the outputs of the aforesaid N AND circuits being connected to each of the N inputs of an OR circuit whose output is connected to the control electrode of the aforesaid rectifier device.

References Cited (Backward Citations)

US3329887A Cited
US3287622A Cited
US3443185A Cited
US3354377A Cited
US3491283A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-02-08 1974-08-10 1975-02-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-02-08 1978-08-10 1979-02-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-02-08 1982-08-10 1983-02-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag