← Back to Patent Explorer
US3311756A Expired / Lapsed US ⏱️ 0.0 years remaining

Electronic circuit having a fieldeffect transistor therein

Assignee: Hitachi Ltd
•
Filing: 1964-06-19
•
Granted: 1967-03-28
•
Expires: 1984-06-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Nagata Minoru
  • 👤 Ono Minoru

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 22:06
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/52; H03F1/523; H03F3/00; H03F3/04; H03F3/16; H10; H10D; H10D30/00; H10D30/60

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 118 words
A TRANSISTOR AMPLIFIER COMPRISING A FIELD EFFECT TRANSISTOR PROVIDED WITH A SEMICONDUCTOR SUBSTRATE; A CHANNEL LAYER FORMED ON SAID SEMICONDUCTOR SUBSTRATE; SOURCE AND DRAIN ELECTRODES FITTED ON BOTH ENDS OF SAID CHANNEL LAYER; AN INSULATING LAYER FORMED ON SAID CHANNEL LAYER; A FIRST GATE ELECTRODE FIXED ON SAID INSULATING LAYER AND A SECOND GATE ELECTRODE FIXED ON SAID SEMICONDUCTOR SUBSTRATE; A BIAS VOLTAGE SOURCE; AN OPERATING POWER SOURCE; A SIGNAL SOURCE; A LOAD; MEANS TO CONNECT SAID LOAD AND OPERATING POWER SOURCE IN SERIES WITH SAID SOURCE AND DRAIN ELECTRODES; MEANS TO CONNECT SAID BIAS VOLTAGE SOURCE TO ONE OF SAID FIRST AND SECOND GATE ELECTRODES; AND MEANS TO CONNECT SAID SIGNAL SOURCE TO THE OTHER GATE ELECTRODE.
Claim 2
Dependent Claim 118 words
A TRANSISTOR AMPLIFIER COMPRISING A FIELD EFFECT TRANSISTOR PROVIDED WITH A SEMICONDUCTOR SUBSTRATE; A CHANNEL LAYER FORMED ON SAID SEMICONDUCTOR SUBSTRATE; SOURCE AND DRAIN ELECTRODES FITTED ON BOTH ENDS OF SAID CHANNEL LAYER; AN INSULATING LAYER FORMED ON SAID CHANNEL LAYER; A FIRST GATE ELECTRODE FIXED ON SAID INSULATING LAYER AND A SECOND GATE ELECTRODE FIXED ON SAID SEMICONDUCTOR SUBSTRATE; A BIAS VOLTAGE SOURCE; AN OPERATING POWER SOURCE; A SIGNAL SOURCE; A LOAD; MEANS TO CONNECT SAID LOAD AND OPERATING POWER SOURCE IN SERIES WITH SAID SOURCE AND DRAIN ELECTRODES; MEANS TO CONNECT SAID BIAS VOLTAGE SOURCE TO ONE OF SAID FIRST AND SECOND GATE ELECTRODES; AND MEANS TO CONNECT SAID SIGNAL SOURCE TO THE OTHER GATE ELECTRODE.

References Cited (Backward Citations)

US2980809A Cited
US3191061A Cited
US3183128A Cited
US3229218A Cited
US3202840A Cited
US3213299A Cited
US3177100A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-03-27 1970-09-26 1971-03-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-03-27 1974-09-26 1975-03-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-03-27 1978-09-26 1979-03-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag