Patent US3172051A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3172051A Expired / Lapsed US ⏱️ 0.0 years remaining

Emitter follower amplifier

Assignee: COMPUTER CONTROL COMPANY Inc
•
Filing: 1962-07-23
•
Granted: 1965-03-02
•
Expires: 1982-07-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 Robert C Baron
  • 👤 Bothwell Theodore Paul

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 09:17
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/50

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 122 words
AN AMPLIFIER CIRCUIT COMPRISING, IN COMBINATION, FIRST AND SECOND TRANSISTOR MEANS OF OPPOSITE CONDUCTIVITY TYPES, SAID TRANSISTOR MEANS BEING CONNECTED IN EMITTER FOLLOWER CONFIGURATION WITH THE EMITTER OF THE FIRST TRANSISTOR MEANS BEING CONNECTED TO THE BASE OF SAID SECOND TRANSISTOR MEANS, THE BASE OF SAID FIRST TRANSISTOR MEANS BEING A TERMINAL FOR INPUT SIGNALS AND THE EMITTER OF SAID SECOND TRANSISTOR MEANS BEING A TERMINAL FOR OUTPUT SIGNALS; A PAIR OF UNILATERAL CURRENT CONDUCTING MEANS HAVING A LIKE ELECTRODE OF EACH CONNECTED TO ONE ANOTHER, AND BEING CONNECTED IN SERIES BETWEEN THE BASE OF SAID FIRST TRANSISTOR MEANS AND THE EMITTER OF SAID SECOND TRANSISTOR MEANS; AND MEANS FOR CONNECTING SAID LIKE ELECTRODES TO THE BASE OF SAID SECOND TRANSISTOR MEANS.
Claim 2
Dependent Claim 122 words
AN AMPLIFIER CIRCUIT COMPRISING, IN COMBINATION, FIRST AND SECOND TRANSISTOR MEANS OF OPPOSITE CONDUCTIVITY TYPES, SAID TRANSISTOR MEANS BEING CONNECTED IN EMITTER FOLLOWER CONFIGURATION WITH THE EMITTER OF THE FIRST TRANSISTOR MEANS BEING CONNECTED TO THE BASE OF SAID SECOND TRANSISTOR MEANS, THE BASE OF SAID FIRST TRANSISTOR MEANS BEING A TERMINAL FOR INPUT SIGNALS AND THE EMITTER OF SAID SECOND TRANSISTOR MEANS BEING A TERMINAL FOR OUTPUT SIGNALS; A PAIR OF UNILATERAL CURRENT CONDUCTING MEANS HAVING A LIKE ELECTRODE OF EACH CONNECTED TO ONE ANOTHER, AND BEING CONNECTED IN SERIES BETWEEN THE BASE OF SAID FIRST TRANSISTOR MEANS AND THE EMITTER OF SAID SECOND TRANSISTOR MEANS; AND MEANS FOR CONNECTING SAID LIKE ELECTRODES TO THE BASE OF SAID SECOND TRANSISTOR MEANS.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1968-03-01 1968-08-31 1969-03-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1972-03-01 1972-08-31 1973-03-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1976-03-01 1976-08-31 1977-03-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag