Patent US3124701A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3124701A Expired / Lapsed US ⏱️ 0.0 years remaining

Richard l

Assignee: —
•
Filing: —
•
Granted: 1964-03-10
•
Expires: 1981-03-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

No inventors recorded.

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 17:32
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/51; H03K17/56; H03K17/70

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 119 words
A GATE CIRCUIT COMPRISING A TRANSFORMER HAVING A PRIMARY INPUT WINDING AND ALSO HAVING A SECONDARY OUTPUT WINDING, A FIRST DIODE MEANS AND A SECOND DIODE MEANS, EACH OF SAID FIRST AND SECOND DIODE MEANS HAVING PLATE AND CATHODE ELEMENTS, THE PLATE ELEMENT OF SAID FIRST DIODE MEANS BEING DIRECTLY CONNECTED TO THE CATHODE ELEMENT OF SAID SECOND DIODE MEANS AND EACH OF SAID OTHER DIODE ELEMENTS BEING CONNECTED TO AN OPPOSING END OF SAID SECONDARY OUTPUT WINDING OF SAID TRANSFORMER, VARIABLE SIGNAL INPUT MEANS COUPLED TO THE PLATE ELEMENT OF SAID FIRST DIODE MEANS AND SIGNAL OUTPUT MEANS DIRECTLY COUPLED TO THE CATHODE ELEMENT OF SAID FIRST DIODE MEANS, WHEREIN EACH OF SAID DIODES IS A FOUR-LAYER DIODE.
Claim 2
Dependent Claim 119 words
A GATE CIRCUIT COMPRISING A TRANSFORMER HAVING A PRIMARY INPUT WINDING AND ALSO HAVING A SECONDARY OUTPUT WINDING, A FIRST DIODE MEANS AND A SECOND DIODE MEANS, EACH OF SAID FIRST AND SECOND DIODE MEANS HAVING PLATE AND CATHODE ELEMENTS, THE PLATE ELEMENT OF SAID FIRST DIODE MEANS BEING DIRECTLY CONNECTED TO THE CATHODE ELEMENT OF SAID SECOND DIODE MEANS AND EACH OF SAID OTHER DIODE ELEMENTS BEING CONNECTED TO AN OPPOSING END OF SAID SECONDARY OUTPUT WINDING OF SAID TRANSFORMER, VARIABLE SIGNAL INPUT MEANS COUPLED TO THE PLATE ELEMENT OF SAID FIRST DIODE MEANS AND SIGNAL OUTPUT MEANS DIRECTLY COUPLED TO THE CATHODE ELEMENT OF SAID FIRST DIODE MEANS, WHEREIN EACH OF SAID DIODES IS A FOUR-LAYER DIODE.

References Cited (Backward Citations)

US1907279A Cited
US2403053A Cited
US2581273A Cited
US2659815A Cited
US2843765A Cited
US2740888A Cited
US2808474A Cited
US2965771A Cited
US2959691A Cited
US3077544A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1967-03-10 1967-09-09 1968-03-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1971-03-10 1971-09-09 1972-03-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1975-03-10 1975-09-09 1976-03-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag