← Back to Patent Explorer
US3099608A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of electroplating on a dielectric base

Assignee: International Business Machines Corp
•
Filing: 1959-12-30
•
Granted: 1963-07-30
•
Expires: 1979-12-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 David A Radovsky
  • 👤 Bruno J Ronkese

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-22 20:17
CPC Classifications
C; C23; C23C; C23C18/00; C23C18/16; C23C18/18; C23C18/20; C23C18/28; H; H05; H05K; H05K3/00; H05K3/40; H05K3/42; H05K3/423; H05K3/424; H05K3/10; H05K3/102; H05K3/425; H05K3/427

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 188 words
A PROCESS OF MAKING AN ADDITIVE PRINTED CIRCUIT BOARD HAVING FORMATIONS ON BOTH SIDES THEREOF AND CONNECTIONS THEREBETTWEEN THROUGH HOLES, THE PROCESS COMPRISING: IMMERSING A DIELECTRIC BASE BOARD HAVING HOLES THEREIN AT DESIRED LOCATIONS IN A LIQUID SUSPENSION OF AT LEAST SEMI-COLLODIAL PALLADIUM TO DEPOSIT A THIN ELECTRICALLY NON-CONDUCTIVE COATING OF THE AT LEAST SEMI-COLLOIDAL PALLADIUM ON THE ENTIRE SURFACE OF THE BOARE INCLUDING THE HOLES, ELECTROPLATING A FLASH COATING OF A CONDUCTIVE METAL DIRECTLY OVER THE THIN ELECTRICALLY NON-CONDUCTIVE COATING OF THE COLLIDAL METAL OF THE ENTIRE SURFACE INCLUDING THE HOLES, THE ELECTROPLASTING BEING STARTED AT A POINT ON SAID BASE WHICH IS IN CONTACT WITH THE ELECTROLYTIC BATH FROM WHICH SAID FLASH COATING OF CONDUCTIVE METAL IS PLATED, OUTLINING THE DESIRED CIRCUIT PATTERN ON THE OPPOSITE FACES OF THE BOARD WITH A RESIST, BUILDING UP THE CIRRCUIT PATTERN BY ADDITIONAL ELECTROPLATING ON THE AREAS NOT COVERED BY THE RESIST AND REMOVING THE RESIST TOGETHER WITH THE FLASH COATING AND SAID THIN ELECTRICALLY NON-CONDUCTIVE COATING THEREUNDER TO THEREBY DEFINE A PRINTED CIRCUIT CONDUCTIVE PPATTERN ON BOTH FACES OF THE DIELECTIRC BOARD CONDUCTIVELY CONNECTED THROUGH THE DESIRED HOLES.
Claim 2
Dependent Claim 188 words
A PROCESS OF MAKING AN ADDITIVE PRINTED CIRCUIT BOARD HAVING FORMATIONS ON BOTH SIDES THEREOF AND CONNECTIONS THEREBETTWEEN THROUGH HOLES, THE PROCESS COMPRISING: IMMERSING A DIELECTRIC BASE BOARD HAVING HOLES THEREIN AT DESIRED LOCATIONS IN A LIQUID SUSPENSION OF AT LEAST SEMI-COLLODIAL PALLADIUM TO DEPOSIT A THIN ELECTRICALLY NON-CONDUCTIVE COATING OF THE AT LEAST SEMI-COLLOIDAL PALLADIUM ON THE ENTIRE SURFACE OF THE BOARE INCLUDING THE HOLES, ELECTROPLATING A FLASH COATING OF A CONDUCTIVE METAL DIRECTLY OVER THE THIN ELECTRICALLY NON-CONDUCTIVE COATING OF THE COLLIDAL METAL OF THE ENTIRE SURFACE INCLUDING THE HOLES, THE ELECTROPLASTING BEING STARTED AT A POINT ON SAID BASE WHICH IS IN CONTACT WITH THE ELECTROLYTIC BATH FROM WHICH SAID FLASH COATING OF CONDUCTIVE METAL IS PLATED, OUTLINING THE DESIRED CIRCUIT PATTERN ON THE OPPOSITE FACES OF THE BOARD WITH A RESIST, BUILDING UP THE CIRRCUIT PATTERN BY ADDITIONAL ELECTROPLATING ON THE AREAS NOT COVERED BY THE RESIST AND REMOVING THE RESIST TOGETHER WITH THE FLASH COATING AND SAID THIN ELECTRICALLY NON-CONDUCTIVE COATING THEREUNDER TO THEREBY DEFINE A PRINTED CIRCUIT CONDUCTIVE PPATTERN ON BOTH FACES OF THE DIELECTIRC BOARD CONDUCTIVELY CONNECTED THROUGH THE DESIRED HOLES.

References Cited (Backward Citations)

US1851699A Cited
US2303871A Cited
US2424583A Cited
US2474502A Cited
US2430581A Cited
US2699424A Cited
US2702253A Cited
US2762714A Cited
US3006819A Cited
US2848359A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1966-07-29 1967-01-28 1967-07-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1970-07-29 1971-01-28 1971-07-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1974-07-29 1975-01-28 1975-07-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag