Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
151 words
A system for simulating an electrogram waveform of the activity of a plurality of heart tissue groupings, the system comprising: a heart model composed of a plurality of processor controlled state machines for providing electrogram artifact signals; and a signal processor for composing an electrogram waveform from the electrogram artifact signals; wherein each state machine corresponds to a respective tissue grouping of the heart; wherein each state machine is switchable between three states, representing a polarized state, a conducting state and a repolarizing state of the corresponding tissue grouping; wherein each state machine is associated with a timer having a preset time period for providing a timeout signal upon the expiration of the preset time period following the switch of the state machine into the state associated with the timer; and wherein at least two state machines of the heart model provide artifact signals corresponding to artifacts of an electrogram waveform.
Claim 2
Independent Claim
151 words
A system for simulating an electrogram waveform of the activity of a plurality of heart tissue groupings, the system comprising: a heart model composed of a plurality of processor controlled state machines for providing electrogram artifact signals; and a signal processor for composing an electrogram waveform from the electrogram artifact signals; wherein each state machine corresponds to a respective tissue grouping of the heart; wherein each state machine is switchable between three states, representing a polarized state, a conducting state and a repolarizing state of the corresponding tissue grouping; wherein each state machine is associated with a timer having a preset time period for providing a timeout signal upon the expiration of the preset time period following the switch of the state machine into the state associated with the timer; and wherein at least two state machines of the heart model provide artifact signals corresponding to artifacts of an electrogram waveform.
Claim 3
Dependent Claim
17 words
A system as recited in claim 1, further comprising a display device for displaying said electrogram waveform.
Claim 4
Dependent Claim
26 words
A system as recited in claim 1, wherein each state machine comprises an addressable memory for storing a signal representing the state of the state machine.
Claim 5
Dependent Claim
28 words
A system as recited in claim 1, further comprising processor means responsive to the timeout signal of each state machine, for switching the state of the state machine.
Claim 6
Dependent Claim
29 words
A system as recited in claim 1, wherein each state machine timer is associated with an addressable memory block for storing data representing the expiration time of the timer.
Claim 7
Dependent Claim
73 words
A system as recited in claim 5, wherein said timer memory blocks are arranged in a timer list in a chronological order determined by the expiration time represented by the stored data, with the timer memory block storing the expiration time furtherest in the future arranged adjacent one end of the list and the timer memory block storing the expiration time nearest in the future arranged adjacent the opposite end of the list.
Claim 8
Dependent Claim
37 words
A system as recited in claim 1, further comprising means for providing a stimulation signal and wherein at least one state machine has means responsive to a stimulation signal for switching the state of the state machine.
Claim 9
Dependent Claim
54 words
A system as recited in claim 1, further comprising: a pacing stimulation signal source for providing a pacing stimulation signal; a pacing interface module coupled to receive the pacing stimulation signal, the pacing interface module having signal means for providing a pacing signal to the heart model, in response to selective pacing stimulation signals.
Claim 10
Dependent Claim
29 words
A system as recited in claim 8, wherein at least one state machine has means responsive to a said pacing signal for switching the state of the state machine.
Claim 11
Dependent Claim
134 words
A system as recited in claim 9, wherein the pacing stimulation signal comprises an electrical pulse signal having a maximum pulse amplitude and pulse width and wherein the pacing interface module comprises: local memory for storing at least one strength duration table composed of data representing pulse amplitudes and pulse widths; and a processor for comparing the maximum amplitude and width of a pacing stimulation signal received from the pacing stimulation signal source with the strength duration table to determine whether the received pacing stimulation signal exceeds both amplitude and width characteristics represented by data of any table entry; wherein said signal means comprises means for providing a pacing signal to the heart model in response to a received pacing stimulation signal that exceeds said amplitude and width characteristics represented by a table entry.
Claim 12
Dependent Claim
16 words
A system as recited in claim 10, wherein said pacing stimulation signal source comprises a pacemaker.
Claim 13
Dependent Claim
25 words
A system as recited in claim 11, wherein said pacing stimulation signal source comprises a signal generator for generating a simulated pacemaker pacing stimulation signal.
Claim 14
Dependent Claim
339 words
A system as recited in claim 1, further comprising: a pacing stimulation signal source for providing atrial and ventricle pacing stimulation pulse signals, each of said pacing stimulation signals having a pulse width and a maximum pulse amplitude; a pacing interface module coupled to receive the pacing stimulation signal, the pacing interface module having an atrial slave processor and a ventricle slave processor for processing atrial and ventricle pacing stimulation signals, respectively, and signal means for providing a pacing signal to the heart model, in response to selective pacing stimulation signals; wherein each of said atrial and ventricle slave processors is associated with a respective memory for storing at least one strength duration table composed of data representing pulse amplitudes and pulse widths; and wherein said atrial slave processor comprises means for comparing the maximum amplitude and width of an atrial pacing stimulation pulse signal received from the pacing stimulation signal source with the strength duration table stored in the memory associated therewith to determine whether the received atrial pacing stimulation signal exceeds both amplitude and width characteristics represented by data of any table entry; wherein said ventricle slave processor comprises means for comparing the maximum amplitude and width of an ventricle pacing stimulation pulse signal received from the pacing stimulation signal source with the strength duration table stored in the memory associated therewith to determine whether the received ventricle pacing stimulation signal exceeds both amplitude and width characteristics represented by data of any table entry; wherein said signal means comprises means for providing an atrial pacing signal to the heart model in response to a received atrial pacing stimulation signal that exceeds said amplitude and width characteristics represented by a table entry in the memory associated with the atrial slave processor; and wherein said signal means comprises means for providing a ventricle pacing signal to the heart model in response to a received ventricle pacing stimulation signal that exceeds said amplitude and width characteristics represented by a table entry in the memory associated with the ventricle slave processor.
Claim 15
Dependent Claim
53 words
A system as recited in claim 13, wherein at least one state machine has means responsive to a said atrial pacing signal for switching the state of the state machine and wherein at least one state machine has means responsive to said ventricle pacing signal for switching the state of the state machine.
Claim 16
Dependent Claim
28 words
A system as recited in claim 14, further comprising processor means responsive to the timeout signal of each state machine, for switching the state of the state machine.
Claim 17
Dependent Claim
29 words
A system as recited in claim 15, wherein each state machine timer is associated with an addressable memory block for storing data representing the expiration time of the timer.
Claim 18
Dependent Claim
73 words
A system as recited in claim 16, wherein said timer memory blocks are arranged in a timer list in a chronological order determined by the expiration time represented by the stored data, with the timer memory block storing the expiration time furtherest in the future arranged adjacent one end of the list and the timer memory block storing the expiration time nearest in the future arranged adjacent the opposite end of the list.
Claim 19
Independent Claim
200 words
A method of simulating an electrogram waveform of the activity of a heart, the method comprising the steps of: defining a plurality of tissue groupings of the heart; associating a respective processor controlled state machine with each defined heart tissue grouping, each processor controlled state machine being switchable between three states, representing a polarized state, a conducting state and a repolarizing state of the corresponding tissue grouping; associating each state of each state machine with a timer having a preset time period for timing the expiration of the preset time period following a switch of the state machine into the state associated with the timer; switching the state of each processor controlled state machine upon the expiration of the timer associated with the state of the state machine; generating a first electrogram artifact signal with one of said processor controlled state machines, upon switching of said processor controlled state machines between two of said three states; generating a second electrogram artifact signal with a second of said processor controlled state machines, upon switching of said second processor controlled state machines between two of said three states; composing an electrogram waveform from the electrogram artifact signals; and displaying the electrogram waveform.
Claim 20
Independent Claim
200 words
A method of simulating an electrogram waveform of the activity of a heart, the method comprising the steps of: defining a plurality of tissue groupings of the heart; associating a respective processor controlled state machine with each defined heart tissue grouping, each processor controlled state machine being switchable between three states, representing a polarized state, a conducting state and a repolarizing state of the corresponding tissue grouping; associating each state of each state machine with a timer having a preset time period for timing the expiration of the preset time period following a switch of the state machine into the state associated with the timer; switching the state of each processor controlled state machine upon the expiration of the timer associated with the state of the state machine; generating a first electrogram artifact signal with one of said processor controlled state machines, upon switching of said processor controlled state machines between two of said three states; generating a second electrogram artifact signal with a second of said processor controlled state machines, upon switching of said second processor controlled state machines between two of said three states; composing an electrogram waveform from the electrogram artifact signals; and displaying the electrogram waveform.
Claim 21
Dependent Claim
78 words
A method as recited in claim 18, further comprising the steps of: providing a pacing stimulation signal from a pacing stimulation signal source; coupling a pacing interface module to receive the pacing stimulation signal from the pacing stimulation signal source; providing a pacing signal to the heart model, in response to selective pacing stimulation signals; switching the state of at least one of said processor controlled state machine upon said pacing signal being provided to the heart model.
Claim 22
Dependent Claim
580 words
A method as recited in claim 18, further comprising the steps of: providing atrial and ventricle pacing stimulation signals from a pacing stimulation signal source, each of said pacing stimulation signals having a pulse width and a maximum pulse amplitude; coupling a pacing interface module to receive the atrial and ventricle pacing stimulation signals from the pacing stimulation signal source, the pacing interface module having an atrial slave processor and a ventricle slave processor for processing atrial and ventricle pacing stimulation signals, respectively; associating each of said atrial and ventricle slave processors with a respective memory; storing at least one strength duration table composed of data representing pulse amplitudes and pulse widths in each respective memory associated with the atrial and ventricle slave processors; comparing the maximum amplitude and width of an atrial pacing stimulation pulse signal received from the pacing stimulation signal source with the strength duration table stored in the memory associated therewith to determine whether the received atrial pacing stimulation signal exceeds both amplitude and width characteristics represented by data of any table entry; comparing the maximum amplitude and width of a ventricle pacing stimulation pulse signal received from the pacing stimulation signal source with the strength duration table stored in the memory associated therewith to determine whether the received ventricle pacing stimulation signal exceeds both amplitude and width characteristics represented by data of any table entry; providing an atrial pacing signal to the heart model in response to a received atrial pacing stimulation signal that exceeds said amplitude and width characteristics represented by a table entry in the memory associated with the atrial slave processor; providing a ventricle pacing signal to the heart model in response to a received ventricle pacing stimulation signal that exceeds said amplitude and width characteristics represented by a table entry in the memory associated with the ventricle slave processor; and switching the state of at least one of said processor controlled state machine upon said pacing signal being provided to the heart model. wherein each of said atrial and ventricle slave processors is associated with a respective memory for storing at least one strength duration table composed of data representing pulse amplitudes and pulse widths; and wherein said atrial slave processor comprises means for comparing the maximum amplitude and width of an atrial pacing stimulation pulse signal received from the pacing stimulation signal source with the strength duration table stored in the memory associated therewith to determine whether the received atrial pacing stimulation signal exceeds both amplitude and width characteristics represented by data of any table entry; wherein said ventricle slave processor comprises means for comparing the maximum amplitude and width of an ventricle pacing stimulation pulse signal received from the pacing stimulation signal source with the strength duration table stored in the memory associated therewith to determine whether the received ventricle pacing stimulation signal exceeds both amplitude and width characteristics represented by data of any table entry; wherein said signal means comprises means for providing an atrial pacing signal to the heart model in response to a received atrial pacing stimulation signal that exceeds said amplitude and width characteristics represented by a table entry in the memory associated with the atrial slave processor; and wherein said signal means comprises means for providing a ventricle pacing signal to the heart model in response to a received ventricle pacing stimulation signal that exceeds said amplitude and width characteristics represented by a table entry in the memory associated with the ventricle slave processor.