← Back to Patent Explorer
US5664201A Expired / Lapsed US ⏱️ 0.0 years remaining

Drive control system for microprocessor according to operational state and ambient temperature condition thereof

Assignee: Dia Semicon Systems Inc
•
Filing: 1993-04-12
•
Granted: 1997-09-02
•
Expires: 2013-04-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A drive control system for a microprocessor comprises a switching circuit 5 for varying a drive condition of the microprocessor by varying a processing speed and a power consumption in mutually related manner, an operational state dependent control portion including a status judgment circuit 7, an address monitoring circuit 8, and an address detecting circuit 9, for monitoring the operational state of the microprocessor and controlling the switching circuit 5 for adapting the processing speed to the operational state, and a temperature dependent control portion comprising a temperature sensor 10 and a comparator 11, for lowering the power consumption of the microprocessor when the temperature condition of the microprocessor higher than a predetermined criterion temperature is detected.

Inventors

  • 👤 Osamu Ikedea

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 14:19
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3234; G06F1/324; G06F1/16; G06F1/20; G06F1/206; Y; Y02; Y02D; Y02D10/00

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 261 words
A power saving control system for a computer system including a CPU, comprising: first means for selectively operating said CPU in a first mode with relatively high performance and high power consumption and a second mode with relatively low performance and low power consumption; second means for monitoring addresses accessed by said CPU over a given period in order to detect a predetermined operational state of said CPU, in which only specific address group is repeatedly accessed, while said given period being varied periodically, said second means being operable in a learning mode in a given learning period which forms a former part of said given period, for recording addresses accessed by said CPU and a comparison mode in a given comparison period, for comparing a currently accessed address with the addresses recorded during immediately preceding learning mode operation; third means associated with said first means for normally operating said first means in said first mode and responsive to said second means detecting said predetermined operational state, for operating said first means in said second mode as long as said predetermined operational state is maintained; and fourth means for monitoring a temperature condition of said microprocessor for overriding said third means for lowering the power consumption of said microprocessor irrespective of the operational state of said microprocessor when the temperature condition of the microprocessor higher than a predetermined criterion temperature is detected, said second means updating said given learning period at the end of said comparison mode operation and deriving said given comparison period in relation to the updated learning period.
Claim 2
Dependent Claim 261 words
A power saving control system for a computer system including a CPU, comprising: first means for selectively operating said CPU in a first mode with relatively high performance and high power consumption and a second mode with relatively low performance and low power consumption; second means for monitoring addresses accessed by said CPU over a given period in order to detect a predetermined operational state of said CPU, in which only specific address group is repeatedly accessed, while said given period being varied periodically, said second means being operable in a learning mode in a given learning period which forms a former part of said given period, for recording addresses accessed by said CPU and a comparison mode in a given comparison period, for comparing a currently accessed address with the addresses recorded during immediately preceding learning mode operation; third means associated with said first means for normally operating said first means in said first mode and responsive to said second means detecting said predetermined operational state, for operating said first means in said second mode as long as said predetermined operational state is maintained; and fourth means for monitoring a temperature condition of said microprocessor for overriding said third means for lowering the power consumption of said microprocessor irrespective of the operational state of said microprocessor when the temperature condition of the microprocessor higher than a predetermined criterion temperature is detected, said second means updating said given learning period at the end of said comparison mode operation and deriving said given comparison period in relation to the updated learning period.
Claim 3
Dependent Claim 250 words
A power saving control system for a computer system including a CPU, comprising: first means for selectively operating said CPU in a first mode with relatively high performance and high power consumption and a second mode with relatively low performance and low power consumption; second means for monitoring addresses accessed by said CPU over a given period in order to detect a predetermined operational state of said CPU, in which only specific address group is repeatedly accessed, while said given period being varied periodically, said second means being operable in a learning mode in a given learning period which forms a former part of said given period, for recording addresses accessed by said CPU and a comparison mode in a given comparison period, for comparing a currently accessed address with the addresses recorded during immediately preceding learning mode operation; third means associated with said first means for normally operating said first means in said first mode and responsive to said second means detecting said predetermined operational state, for operating said first means in said second mode as long as said predetermined operational state is maintained; and fourth means for monitoring a temperature condition of said microprocessor for overriding said third means for lowering the power consumption of said microprocessor irrespective of the operational state of said microprocessor when the temperature condition of the microprocessor higher than a predetermined criterion temperature is detected, said second means varying said given learning period within a range defined by upper and lower limit values.
Claim 4
Dependent Claim 250 words
A power saving control system for a computer system including a CPU, comprising: first means for selectively operating said CPU in a first mode with relatively high performance and high power consumption and a second mode with relatively low performance and low power consumption; second means for monitoring addresses accessed by said CPU over a given period in order to detect a predetermined operational state of said CPU, in which only specific address group is repeatedly accessed, while said given period being varied periodically, said second means being operable in a learning mode in a given learning period which forms a former part of said given period, for recording addresses accessed by said CPU and a comparison mode in a given comparison period, for comparing a currently accessed address with the addresses recorded during immediately preceding learning mode operation; third means associated with said first means for normally operating said first means in said first mode and responsive to said second means detecting said predetermined operational state, for operating said first means in said second mode as long as said predetermined operational state is maintained; and fourth means for monitoring a temperature condition of said microprocessor for overriding said third means for lowering the power consumption of said microprocessor irrespective of the operational state of said microprocessor when the temperature condition of the microprocessor higher than a predetermined criterion temperature is detected, said second means varying said given learning period within a range defined by upper and lower limit values.
Claim 5
Dependent Claim 50 words
A power saving control system as claimed in claim 2, wherein said second means initially sets said given learning period at said lower limit value and updates said learning period by adding a predetermined additional period unit to the instantaneous learning period at every end of said comparison mode operation.

References Cited (Backward Citations)

US5222239A Cited
US5167024A Cited
US5349688A Cited
US5355501A Cited
US5396635A Cited
US5230055A Cited
US5230074A Cited
US5239652A Cited
US5416726A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-09-01 2001-03-03 2001-09-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-09-01 2005-03-03 2005-09-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-09-01 2009-03-03 2009-09-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag