US5502007A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming flat surface of insulator film of semiconductor device
Assignee: NEC Electronics Corp
•
Filing: 1994-07-28
•
Granted: 1996-03-26
•
Expires: 2014-07-28
Abstract
Abstract A method of forming a flat surface of an insulator film of a semiconductor device, providing no excessive polishing, polishing waste that is easily removed and an extensive flat surface of the insulator film. A first wiring film is formed on or over a semiconductor substrate and a first insulator film is formed on the first wiring film. The first insulator film and the first wiring film are patterned to a given shape in the same patterning process. A second insulator film is formed on the first insulator film thus patterned. The second insulator film is relatively higher in polishing rate than the first insulator film. Then, a surface of the second insulator film is polished to be flattened under pressure until the first insulator film is exposed. As the first and second insulator films, a silicon nitride film and a silicon dioxide film are preferably used, respectively.
Inventors
- 👤 Hiroshi Murase
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 19:54
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/092; H10P; H10P95/00; H10P95/06; H10P95/062
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
285 words
A method of forming a flat surface of an insulator film of a semiconductor device, comprising the steps of: forming a first wiring film on a semiconductor substrate; forming a first insulator film on said first wiring film; forming a patterned resist film on said first insulator film; patterning said first insulator film to a pattern using said patterned resist film as a mask; patterning said first wiring film using said patterned first insulator film as a mask; removing said patterned resist film to produce said patterned first wiring film formed on said substrate and said patterned first insulator film formed over said patterned first wiring film, said patterned first wiring film and said patterned first insulator film having spaces formed therein; forming a second insulator film on said patterned first insulator film to fill said spaces with said second insulator film, said first insulator film being relatively lower in polishing rate than said second insulator film, said second insulator film having a surface being uneven due to said patterned first wiring film and said patterned first insulator film; and polishing said uneven surface of said second insulator film under pressure until said first insulator film is exposed to flatten said uneven surface of said second insulator film, said spaces remaining filled with said second insulator film; wherein said patterned first wiring film has a first wiring region and a second wiring region, said first wiring region being relatively lower in polishing rate than said second wiring region; and wherein said patterned first insulator film acts as a polishing stopper in said second wiring region to compensate for a difference in polishing rate between said first wiring region and said second wiring region during polishing.
Claim 2
Independent Claim
285 words
A method of forming a flat surface of an insulator film of a semiconductor device, comprising the steps of: forming a first wiring film on a semiconductor substrate; forming a first insulator film on said first wiring film; forming a patterned resist film on said first insulator film; patterning said first insulator film to a pattern using said patterned resist film as a mask; patterning said first wiring film using said patterned first insulator film as a mask; removing said patterned resist film to produce said patterned first wiring film formed on said substrate and said patterned first insulator film formed over said patterned first wiring film, said patterned first wiring film and said patterned first insulator film having spaces formed therein; forming a second insulator film on said patterned first insulator film to fill said spaces with said second insulator film, said first insulator film being relatively lower in polishing rate than said second insulator film, said second insulator film having a surface being uneven due to said patterned first wiring film and said patterned first insulator film; and polishing said uneven surface of said second insulator film under pressure until said first insulator film is exposed to flatten said uneven surface of said second insulator film, said spaces remaining filled with said second insulator film; wherein said patterned first wiring film has a first wiring region and a second wiring region, said first wiring region being relatively lower in polishing rate than said second wiring region; and wherein said patterned first insulator film acts as a polishing stopper in said second wiring region to compensate for a difference in polishing rate between said first wiring region and said second wiring region during polishing.
Claim 3
Dependent Claim
27 words
A method as claimed in claim 1, wherein said first insulator film is a silicon nitride film and said second insulator film is a silicon oxide film.
Claim 4
Dependent Claim
39 words
A method as claimed in claim 1, wherein said first insulator film is a silicon nitride film produced by a plasma-enhanced CVD method and said second insulator film is a silicon oxide film produced by a plasma-enhanced CVD method.
Claim 5
Independent Claim
241 words
A method of forming a flat surface of an insulator film of a semiconductor device, comprising the steps of: forming a first wiring film on a semiconductor substrate; patterning said first wiring film to a pattern to produce a patterned first wiring film having spaces formed therein; forming a first insulator film on said first patterned wiring film so that said first insulator film partially fills said spaces and said first insulator film has spaces formed therein; forming a second insulator film on said first insulator film to fill said spaces in said first insulator film with said second insulator film, said second insulator film having an uneven surface due to said patterned first wiring film, said first insulator film being relatively lower in polishing rate than said second insulator film; and polishing said uneven surface of said second insulator film under pressure until said first insulator film is exposed to flatten said uneven surface of said second insulator film, said spaces in said first insulator film remaining filled with said second insulator film; wherein said patterned first wiring film has a first wiring region and a second wiring region, said first wiring region being relatively lower in polishing rate than said second wiring region; and wherein said first insulator film acts as a polishing stopper in said second wiring region to compensate for the difference in polishing rate between said first wiring region and said second wiring region during polishing.
Claim 6
Independent Claim
241 words
A method of forming a flat surface of an insulator film of a semiconductor device, comprising the steps of: forming a first wiring film on a semiconductor substrate; patterning said first wiring film to a pattern to produce a patterned first wiring film having spaces formed therein; forming a first insulator film on said first patterned wiring film so that said first insulator film partially fills said spaces and said first insulator film has spaces formed therein; forming a second insulator film on said first insulator film to fill said spaces in said first insulator film with said second insulator film, said second insulator film having an uneven surface due to said patterned first wiring film, said first insulator film being relatively lower in polishing rate than said second insulator film; and polishing said uneven surface of said second insulator film under pressure until said first insulator film is exposed to flatten said uneven surface of said second insulator film, said spaces in said first insulator film remaining filled with said second insulator film; wherein said patterned first wiring film has a first wiring region and a second wiring region, said first wiring region being relatively lower in polishing rate than said second wiring region; and wherein said first insulator film acts as a polishing stopper in said second wiring region to compensate for the difference in polishing rate between said first wiring region and said second wiring region during polishing.
Claim 7
Dependent Claim
27 words
A method as claimed in claim 4, wherein said first insulator film is a silicon nitride film and said second insulator film is a silicon oxide film.
Claim 8
Dependent Claim
39 words
A method as claimed in claim 4, wherein said first insulator film is a silicon nitride film produced by a plasma-enhanced CVD method and said second insulator film is a silicon oxide film produced by a plasma-enhanced CVD method.
Claim 9
Dependent Claim
127 words
The method of claim 1, further comprising the following steps: forming a third insulator film on a polished surface of the first and second polished insulator films; forming through holes defined by an inner surface in said third insulator film and said first insulator film so that said through holes extend to said patterned first wiring film; selectively forming a conductor film over said inner surface defining said through holes, said conductor film being in contact with said patterned first wiring film; and forming a patterned second wiring film on said third insulator film so that said patterned second wiring film is in contact with said conductor film; wherein said patterned first wiring film is electrically interconnected with said second patterned wiring film through said conductor film.
Claim 10
Dependent Claim
127 words
The method of claim 4, further comprising the following steps: forming a third insulator film on a polished surface of the first and second polished insulator films; forming through holes defined by an inner surface in said third insulator film and said first insulator film so that said through holes extend to said patterned first wiring film; selectively forming a conductor film over said inner surface defining said through holes, said conductor film being in contact with said patterned first wiring film; and forming a patterned second wiring film on said third insulator film so that said patterned second wiring film is in contact with said conductor film; wherein said patterned first wiring film is electrically interconnected with said second patterned wiring film through said conductor film.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-26 | 1999-09-25 | 2000-03-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-26 | 2003-09-25 | 2004-03-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-26 | 2007-09-25 | 2008-03-26 | $7700.00 | Window Closed / Lapsed |