US5204280A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for fabricating multiple pillars inside a dram trench for increased capacitor surface
Assignee: International Business Machines Corp
•
Filing: 1992-04-09
•
Granted: 1993-04-20
•
Expires: 2012-04-09
Abstract
Abstract A method is disclosed for fabricating a DRAM trench capacitor with multiple-pillars inside the trench for increased surface area. A thin pad oxide of a few tens of nonometers is grown on a silicon substrate. A layer of silicon nitride is deposited and another layer of oxide is then deposited. This provides the ONO stack. Then a layer of polysilicon, a layer of nitride, and a layer of large-grained polysilicon are deposited sequentially. Then, a trench is defined by a lithographic mask and the exposed large-grained polysilicon is etched in CF 4 . Since CF 4 etches the polysilicon and nitride 20 at almost the same rates, the topographical features existed in the polysilicon layer is copied to the nitride layer. The nitride layer is partially etched. The RIE etching gas is then changed to a mixture of HBR, SiF 4 , Helium, and NF 3 which gives a very directional polysilicon etching with a good selectivity to nitride and a very high selectivity to oxide. Consequently, the topographical features on the nitride layer is enhanced and is transferred to the polysilicon layer which is used as a mask to etch the oxide nitride and pad oxide to form pillars.
Inventors
- 👤 Sang H. Dhong
- 👤 John C. Malinowski
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-23 19:12
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/01; H10D1/045; H10D1/047; H10P; H10P50/00; H10P50/20; H10P50/26; H10P50/264; H10P50/266; H10P50/267; H10P50/268; Y; Y10; Y10S; Y10S438/00; Y10S438/942; Y10S438/947
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
211 words
A method of fabricating semiconductor memory devices with trench capacitors having increased surface areas comprising the steps of: step 1) forming a first plurality of stacked layers of material on a substrate surface; step 2) forming a second plurality of stacked layers of material on said first plurality of stacked layers wherein the uppermost layer of said second plurality of layers has an irregular surface; step 3) etching a selected region of said uppermost layer of said second plurality of stacked layers and partially etching said next to uppermost layer of said second plurality of stacked layers to form a trench wherein the irregular surface of said uppermost layer is replicated in the etched surface of said partially etched next to uppermost layer; step 4) directionally etching said next to uppermost layer with a selective etchant that etches said uppermost layer faster than said next to uppermost layer to remove said next to uppermost layer and form spaced pillars of polysilicon from said first uppermost layer; step 5) using said spaced pillars of said uppermost layer as a mask, etching said second plurality of stacked layers to form pillars on the surface of said substrate within said trench composed of layers of said first and second plurality of said stacked layers.
Claim 2
Independent Claim
211 words
A method of fabricating semiconductor memory devices with trench capacitors having increased surface areas comprising the steps of: step 1) forming a first plurality of stacked layers of material on a substrate surface; step 2) forming a second plurality of stacked layers of material on said first plurality of stacked layers wherein the uppermost layer of said second plurality of layers has an irregular surface; step 3) etching a selected region of said uppermost layer of said second plurality of stacked layers and partially etching said next to uppermost layer of said second plurality of stacked layers to form a trench wherein the irregular surface of said uppermost layer is replicated in the etched surface of said partially etched next to uppermost layer; step 4) directionally etching said next to uppermost layer with a selective etchant that etches said uppermost layer faster than said next to uppermost layer to remove said next to uppermost layer and form spaced pillars of polysilicon from said first uppermost layer; step 5) using said spaced pillars of said uppermost layer as a mask, etching said second plurality of stacked layers to form pillars on the surface of said substrate within said trench composed of layers of said first and second plurality of said stacked layers.
Claim 3
Dependent Claim
68 words
A method fabricating semiconductor memory devices according to claim 1 further including the additional steps; step 6) etching said substrate material between said pillars to extend and recess said pillars into said trench in said substrate, and etching said remaining layers of said second plurality of stacked layers between said pillars; step 7) etching away said remaining layers of said first plurality of stacked layers from said pillars.
Claim 4
Dependent Claim
239 words
A method of fabricating semiconductor memory devices according to claim 1 wherein said step 1) of forming a first plurality of stacked layers includes step 1A) forming a first layer of oxide on a substrate; step 1B) depositing a first layer of nitride on said first oxide layer; step 1C) forming a second layer of oxide on said nitride layer wherein said step 2) of forming said second plurality of stacked layers includes step 2A) depositing a first layer of polysilicon on said second oxide layer; step 2B) depositing a second layer of nitride on said polysilicon layer; step 2C) depositing a layer of large-grained polysilicon on said second nitride layer; and wherein said steps 3, 4 and 5 include step 3) etching a selected region of said layer of large-grained polysilicon and partially etching said second layer of nitride therebelow to form a trench wherein the surface of said large-grained polysilicon layer is replicated in the etched surface of said partially etched second nitride layer; step 4) directionally etching said second nitride layer with a selective etchant that etches polysilicon faster than nitride to remove said second nitride layer and form space pillars of polysilicon from said first polysilicon layer; step 5) using said spaced pillars of polysilicon as a mask, etching said second oxide layer, said first nitride layer and said first oxide layer to form oxide-nitride-oxide-polysilicon pillars on the surface of said substrate with said trench.
Claim 5
Dependent Claim
82 words
A method of fabricating semiconductor memory devices according to claim 3 further including the additional steps; step 6) etching said substrate material between said pillars to extend and recess said pillars into said trench in said substrate, and etching said remaining layers of large-grained polysilicon, said second layer of nitride and said first polysilicon layer between said pillars; step 7) etching away said remaining second oxide layer, said first nitride layer and said first oxide layer from the layers of said pillars.
Claim 6
Dependent Claim
53 words
A method of fabricating semiconductor memory devices according to claim 1 wherein said substrate is composed of silicon and said first layer of oxide formed in step 1 is silicon oxide; said nitride layer formed in step 2 is silicon nitride; said second layer of oxide formed in step 3 is silicon oxide.
Claim 7
Dependent Claim
104 words
A method of fabricating semiconductor memory devices according to claim 3 wherein said large-grained polysilicon layer etched in step 7 is reactive-ion-etched using CF 4 which etches said large-grained polysilicon layer and said second nitride layer at almost the same rate; said second nitride layer is etched in step 7 with a mixture of HBR, SiF 4 Helium and NF 3 which etches polysilicon faster than nitride said second oxide layer, said first nitride layer and said first oxide layer are etched in step 9 using a wet etch in a buffer HF; and wherein said etching in step 10 uses silicon-etching reactive ion-etching.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-04-19 | 1996-10-19 | 1997-04-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-04-19 | 2000-10-19 | 2001-04-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-04-19 | 2004-10-19 | 2005-04-20 | $7700.00 | Window Closed / Lapsed |