← Back to Patent Explorer
US4954945A Expired / Lapsed US ⏱️ 0.0 years remaining

Processor-selection system

Assignee: Toshiba Corp
•
Filing: 1987-03-05
•
Granted: 1990-09-04
•
Expires: 2007-03-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A processor-selection system comprises a plurality of processors connected to each other via bus lines, and a processor-determining section for determining which processor can best execute a task requested by the processor. The respective processor comprises a task table for storing the types of processable tasks and processes performance levels, a flag register for storing a flag showing that the processor is now being occupied, and a comparator for delivering a process-enable signal to the processor-determining section, when a task-processing request made by another processor or processors is accepted, based on information contained in the task table and on the contents of the flag. The processor-determining section determines a suitable processor, in response to the process-enable signal, so that the requested task can be performed.

Inventors

  • 👤 Atsushi Inoue

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 16:04
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/46; G06F9/50; G06F9/5061; G06F9/5066; G06F15/00; G06F15/16; G06F15/163; G06F15/76; G06F15/80

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 340 words
A processor-selection system comprising: a plurality of processors connected to each other via bus lines, and capable of processing various tasks, said plurality of processors each having a predetermined performance level, generating a task-processing request together with the performance level to the other processors, and responsive to the other task-processing request from the other processors, to output a task-enable signal; and processor determining means connected to the processors, for receiving the task-enable signal and determining which one of said processors is available for executing a requested task in accordance with the performance level, in response to the task-enable signal from at least one of said processors, and for outputting a level-changing signal for changing a requested task-processing performance level, in response to said processing-enable signal which is selectively output from said processor; and said processing includes means for changing said task-processing performance level, in response to said level-changing signal and wherein said processor-determining means is comprised of means for determining whether or not the number of available processors is 1, 0, or more than 2, by way of a processing-enable signal from the processor, and for outputting a corresponding determining signal; and said level-changing means has a function of lowering the processing performance level for the requested task, in response to the determining signal representing "0", and of raising the processing performance level for the requested task, in response to the determining signal representing more than 2; and wherein said processors each comprise means for outputting information representing a type of a task to be processed and the performance level; a task table for storing information representing various types of tasks and performance levels required for task processing; flag-storing means for storing a flag showing whether or not the task is now being processed; and means for determining, from the information of said task table and said flag, whether or not a task requested can be performed by another processor, and for outputting, when said task can be performed by another processor, a corresponding processing-enable signal to said processor-determining means;
Claim 2
Dependent Claim 340 words
A processor-selection system comprising: a plurality of processors connected to each other via bus lines, and capable of processing various tasks, said plurality of processors each having a predetermined performance level, generating a task-processing request together with the performance level to the other processors, and responsive to the other task-processing request from the other processors, to output a task-enable signal; and processor determining means connected to the processors, for receiving the task-enable signal and determining which one of said processors is available for executing a requested task in accordance with the performance level, in response to the task-enable signal from at least one of said processors, and for outputting a level-changing signal for changing a requested task-processing performance level, in response to said processing-enable signal which is selectively output from said processor; and said processing includes means for changing said task-processing performance level, in response to said level-changing signal and wherein said processor-determining means is comprised of means for determining whether or not the number of available processors is 1, 0, or more than 2, by way of a processing-enable signal from the processor, and for outputting a corresponding determining signal; and said level-changing means has a function of lowering the processing performance level for the requested task, in response to the determining signal representing "0", and of raising the processing performance level for the requested task, in response to the determining signal representing more than 2; and wherein said processors each comprise means for outputting information representing a type of a task to be processed and the performance level; a task table for storing information representing various types of tasks and performance levels required for task processing; flag-storing means for storing a flag showing whether or not the task is now being processed; and means for determining, from the information of said task table and said flag, whether or not a task requested can be performed by another processor, and for outputting, when said task can be performed by another processor, a corresponding processing-enable signal to said processor-determining means;
Claim 3
Dependent Claim 56 words
The processor-selection system according to claim 1, wherein said level-changing means comprises storing means for storing a numerical value corresponding to the processing performance level for the requested task, and means for additively and subtractively performing an operation on said numerical value in said storing means, in response to the determining signal of said determining means.
Claim 4
Dependent Claim 73 words
The processor-selection system according to claim 1, wherein said determining means generates a first logical signal for lowering the task-processing performance level, in response to a first signal from all processors, indicating that the requested task processing is not possible, and a second logical signal for raising the task-processing performance level, in response to a second signal from at least two of said all processors, indicating that the requested task processing is possible.

References Cited (Backward Citations)

US4224664A Cited
US4542455A Cited
US4543626A Cited
US4564901A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-09-03 1994-03-05 1994-09-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-09-03 1998-03-05 1998-09-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-09-03 2002-03-05 2002-09-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag